From: Hao Wu <hao.a.wu@intel.com>
To: edk2-devel@lists.01.org
Cc: Hao Wu <hao.a.wu@intel.com>,
Michael Kinney <michael.d.kinney@intel.com>,
Jeff Fan <jeff.fan@intel.com>
Subject: [PATCH 0/4] Update CPUID & MSR header files with SDM (Sep.2016)
Date: Wed, 14 Dec 2016 16:33:16 +0800 [thread overview]
Message-ID: <1481704400-12044-1-git-send-email-hao.a.wu@intel.com> (raw)
https://bugzilla.tianocore.org/show_bug.cgi?id=176
According to the latest version (Sep.'16) of Intel(R) 64 and IA-32
Architectures Software Developer's Manual (SDM), this patch series will
update the MSR and CPUID related definitions in .h files under
UefiCpuPkg/Include/Register.
Cc: Michael Kinney <michael.d.kinney@intel.com>
Cc: Jeff Fan <jeff.fan@intel.com>
Hao Wu (4):
UefiCpuPkg/Include: Update MSR header files with SDM (Sep.2016)
UefiCpuPkg/Include: Update Skylake MSR header file with SDM (Sep.2016)
UefiCpuPkg/Include: Add Goldmont MSR header file with SDM (Sep.2016)
UefiCpuPkg/Cpuid.h: Update CPUID definitions with SDM (Sep.2016)
UefiCpuPkg/Application/Cpuid/Cpuid.c | 115 +-
UefiCpuPkg/Include/Register/ArchitecturalMsr.h | 159 +-
UefiCpuPkg/Include/Register/Cpuid.h | 363 +++-
UefiCpuPkg/Include/Register/Msr.h | 3 +-
UefiCpuPkg/Include/Register/Msr/AtomMsr.h | 167 +-
UefiCpuPkg/Include/Register/Msr/BroadwellMsr.h | 43 +-
UefiCpuPkg/Include/Register/Msr/Core2Msr.h | 286 +--
UefiCpuPkg/Include/Register/Msr/CoreMsr.h | 64 +-
UefiCpuPkg/Include/Register/Msr/GoldmontMsr.h | 2515 ++++++++++++++++++++++
UefiCpuPkg/Include/Register/Msr/HaswellEMsr.h | 451 ++--
UefiCpuPkg/Include/Register/Msr/HaswellMsr.h | 62 +-
UefiCpuPkg/Include/Register/Msr/IvyBridgeMsr.h | 416 ++--
UefiCpuPkg/Include/Register/Msr/NehalemMsr.h | 340 +--
UefiCpuPkg/Include/Register/Msr/P6Msr.h | 6 +-
UefiCpuPkg/Include/Register/Msr/Pentium4Msr.h | 146 +-
UefiCpuPkg/Include/Register/Msr/PentiumMMsr.h | 26 +-
UefiCpuPkg/Include/Register/Msr/PentiumMsr.h | 8 +-
UefiCpuPkg/Include/Register/Msr/SandyBridgeMsr.h | 537 ++---
UefiCpuPkg/Include/Register/Msr/SilvermontMsr.h | 411 ++--
UefiCpuPkg/Include/Register/Msr/SkylakeMsr.h | 1189 +++++++++-
UefiCpuPkg/Include/Register/Msr/Xeon5600Msr.h | 2 +-
UefiCpuPkg/Include/Register/Msr/XeonDMsr.h | 456 +---
UefiCpuPkg/Include/Register/Msr/XeonE7Msr.h | 74 +-
UefiCpuPkg/Include/Register/Msr/XeonPhiMsr.h | 314 +--
24 files changed, 5323 insertions(+), 2830 deletions(-)
create mode 100644 UefiCpuPkg/Include/Register/Msr/GoldmontMsr.h
--
1.9.5.msysgit.0
next reply other threads:[~2016-12-14 8:33 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-12-14 8:33 Hao Wu [this message]
2016-12-14 8:33 ` [PATCH 1/4] UefiCpuPkg/Include: Update MSR header files with SDM (Sep.2016) Hao Wu
2016-12-14 8:33 ` [PATCH 2/4] UefiCpuPkg/Include: Update Skylake MSR header file " Hao Wu
2016-12-14 8:33 ` [PATCH 3/4] UefiCpuPkg/Include: Add Goldmont " Hao Wu
2016-12-14 8:33 ` [PATCH 4/4] UefiCpuPkg/Cpuid.h: Update CPUID definitions " Hao Wu
2016-12-15 18:16 ` [PATCH 0/4] Update CPUID & MSR header files " Kinney, Michael D
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1481704400-12044-1-git-send-email-hao.a.wu@intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox