From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail-lf0-x22d.google.com (mail-lf0-x22d.google.com [IPv6:2a00:1450:4010:c07::22d]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id D51F121E2BE3D for ; Thu, 31 Aug 2017 19:30:54 -0700 (PDT) Received: by mail-lf0-x22d.google.com with SMTP id y128so4754059lfd.4 for ; Thu, 31 Aug 2017 19:33:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=P1R7Rn2lhfScy9BjHGrIukHzGv1h9IM54VR7ehORn0U=; b=d0vCr5jC0r4U68RoVYmwUvSHxdf1T+9A3+Ybessh3GxiO9/ysqrzKVvLF+6U6XaRIQ 4AurmEcP87rme5ZuO2hMvdN2PbwRtqKx5xWrGh5ksKeJhnCjsH+WX8MIRHKT9ioPipgO rQbtOx+Pz63EgWHezdM0FCcBXjP1dnh8YJDlZRXmOxNyyzov7w8u8PwQfuYdN8ByxC1I 2GMovcr7mrpTCfVJ15yNjSPLIlLtHPF/iLfZC1D9gJoIqXCcvydYRWK9psiJl0ThMzNz EWUA1Jo2IvpRE3CknexYSrp5RaLR46tVMxEBkZYN7mmixnChvMW+SFEqZzevr4FH7K/m 0oTw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=P1R7Rn2lhfScy9BjHGrIukHzGv1h9IM54VR7ehORn0U=; b=R2Vj3+7O6OhfHvxI20q3ZWBaDookqP+bobOC63kJteGNFovQz0fRcbrHPmv773a7lb cjwSyanxKYd6aalz4P85zBFAfsYYrtYNeY2Mkayr2eE0AEdQ/or/Clmsvxezt+AxTPh9 SxgRtZ7/ScF6Kwq4vK4Bm4MZ7oSglR8zD/mXsbjCIzOhGYoIwvt7yDNloeXPj6gY5p0T QNemMp7VotWQbSqnRb5rLm7EejXLSryGTRFxvV+8VwrOlCMFY+c3vAHCBlz+rPv4Os1d ZFVgszsMVOmNYtqq+JK5SFHAUtzW8H4S4Dfbypc5b82uTLtArbADK0K5rTzXlMmTJCBS EqCg== X-Gm-Message-State: AHPjjUjNeHWBAv+L3ut2VXUeFsBDjT1HM1kxAz886DcESeoORu8/kpVR YZ1QNnvsCx/9okVfz0QIWw== X-Google-Smtp-Source: ADKCNb4na2uK/SNHqkPdR910uHHiPzpE6yLPp045W8JHJebpiSMvDdGA3Hngg9/VIRl06dgR64xByg== X-Received: by 10.46.80.2 with SMTP id e2mr149968ljb.167.1504233216933; Thu, 31 Aug 2017 19:33:36 -0700 (PDT) Received: from enkidu.local (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id p5sm263439lfe.72.2017.08.31.19.33.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 31 Aug 2017 19:33:36 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, neta@marvell.com, kostap@marvell.com, jinghua@marvell.com, agraf@suse.de, mw@semihalf.com, jsd@semihalf.com Date: Fri, 1 Sep 2017 04:37:29 +0200 Message-Id: <1504233451-6455-6-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 1.8.3.1 In-Reply-To: <1504233451-6455-1-git-send-email-mw@semihalf.com> References: <1504233451-6455-1-git-send-email-mw@semihalf.com> Subject: [platforms: PATCH 5/7] Platforms/Marvell: Update ethernet ports types on A70x0 DB X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 01 Sep 2017 02:30:55 -0000 Modify ethernet Port0 and Port1 types to be on par with the board settings. Initial support required extra extension boards and converters. This patch sets ports to following settings: * Port0 (eth0) -> SFI @ 10Gbps * Port1 (eth1) -> SGMII over 88E1512 PHY @ 1Gbps Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Marcin Wojtas --- Platform/Marvell/Armada/Armada70x0.dsc | 10 +++++----- 1 file changed, 5 insertions(+), 5 deletions(-) diff --git a/Platform/Marvell/Armada/Armada70x0.dsc b/Platform/Marvell/Armada/Armada70x0.dsc index d77e0b6..bbe6ba5 100644 --- a/Platform/Marvell/Armada/Armada70x0.dsc +++ b/Platform/Marvell/Armada/Armada70x0.dsc @@ -101,8 +101,8 @@ #ComPhy gMarvellTokenSpaceGuid.PcdComPhyDevices|{ 0x1 } - gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes|L"SGMII1;USB3_HOST0;SGMII0;SATA1;USB3_HOST1;PCIE2" - gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds|L"3125;5000;1250;5000;5000;5000" + gMarvellTokenSpaceGuid.PcdChip0ComPhyTypes|L"SGMII1;USB3_HOST0;SFI;SATA1;USB3_HOST1;PCIE2" + gMarvellTokenSpaceGuid.PcdChip0ComPhySpeeds|L"1250;5000;10310;5000;5000;5000" #UtmiPhy gMarvellTokenSpaceGuid.PcdUtmiPhyCount|2 @@ -115,7 +115,7 @@ gMarvellTokenSpaceGuid.PcdMdioBaseAddress|0xF212A200 #PHY - gMarvellTokenSpaceGuid.PcdPhyConnectionTypes|{ 0x4, 0x4, 0x0 } + gMarvellTokenSpaceGuid.PcdPhyConnectionTypes|{ 0x8, 0x4, 0x0 } gMarvellTokenSpaceGuid.PcdPhyDeviceIds|{ 0x0, 0x0 } gMarvellTokenSpaceGuid.PcdPhyStartupAutoneg|FALSE @@ -123,8 +123,8 @@ gMarvellTokenSpaceGuid.PcdPhySmiAddresses|{ 0xff, 0x0, 0x1 } gMarvellTokenSpaceGuid.PcdPp2ClockFrequency|333333333 gMarvellTokenSpaceGuid.PcdPp2GopIndexes|{ 0x0, 0x2, 0x3 } - gMarvellTokenSpaceGuid.PcdPp2InterfaceAlwaysUp|{ 0x1, 0x1, 0x0 } - gMarvellTokenSpaceGuid.PcdPp2InterfaceSpeed|{ 0x3, 0x4, 0x3 } + gMarvellTokenSpaceGuid.PcdPp2InterfaceAlwaysUp|{ 0x0, 0x0, 0x0 } + gMarvellTokenSpaceGuid.PcdPp2InterfaceSpeed|{ 0x5, 0x3, 0x3 } gMarvellTokenSpaceGuid.PcdPp2NumPorts|3 gMarvellTokenSpaceGuid.PcdPp2PortIds|{ 0x0, 0x1, 0x2 } gMarvellTokenSpaceGuid.PcdPp2SharedAddress|0xf2000000 -- 1.8.3.1