From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4010:c07::244; helo=mail-lf0-x244.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf0-x244.google.com (mail-lf0-x244.google.com [IPv6:2a00:1450:4010:c07::244]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id D18B22034C085 for ; Wed, 25 Oct 2017 08:15:11 -0700 (PDT) Received: by mail-lf0-x244.google.com with SMTP id a69so387918lfe.5 for ; Wed, 25 Oct 2017 08:18:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=UuQ4XjSACuVvFruxUVf92LRif7rSNP9jupJZ6r/H1fc=; b=SVFQSkMhnD4HswTcgNWhQgX0jsVCvW9d3denc11VT93hxj/1txCfsycpx2fZ6C+95l EECMrODVQaNlI3UvaAQ8tgsiDqzUjdqrtDO72aouEcR7luXd60C9C8RwO5RtaRu26I63 mqhOxGn+NBpxK0ovby6Rj5jmPJQuM7sqR8iWyHNqvo7WVzoHhDidTM+2QjsAdLFXRiRH V+AamRGVF+AE1oomRpDNHGxWtc7v2NRI/75VXP92dZYFoGGZHKbForVS3HsQN8kSXZW5 aI1L4ejBhAHq28S5sySW0Vm/K4KoDvezkCXysMEhc8JogDzHAidWDz96UJg/Cq3DmkcY Lakg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=UuQ4XjSACuVvFruxUVf92LRif7rSNP9jupJZ6r/H1fc=; b=V9QJx++HB52JnZdKdZ1/Qqy+XRAqXsvjiAo6s7//uul/okcjbcLXe6I7X+8z0MBAoT ZpjRNt/9M4YVeiiYfhKex5r7wdF38jpEQ0frfiskSypWeoV/8ESjn8gNO7T1JrR6kqqs TRki1c4iEpnSkfIXUpEd9+tgZmqM3eUjiAEMG/hR11ccw7ZrIInGZ2w9/hpHp/dYym/r vSmbpZoAProlsezgYU6tEWM4l1Ui8n+AW12Z43U+dtJps7afMrCIgmrrJ7ptG59P7L4F 1xAIRoo29f/WmVaFVccsohs7jM+HqIU0Mubr8qksbK64fsxRFZ+f8iem+v4MSgwDJNmW pc5A== X-Gm-Message-State: AMCzsaVn1k88+g9C94+A4SO/Vtgqd/tNgPaabz/IOokn3g9LZRSpXGNi ZoYhSOlhFuK7kMuKPqMKgZploTLx75s= X-Google-Smtp-Source: ABhQp+RRN1O3zqYlf0medDgZ6ZbAS5YjR5Rtd7yiTLMil7BHjL3s2tw4Fmhgv7wKQmv8ZYq0tjaRNg== X-Received: by 10.46.81.90 with SMTP id b26mr8004801lje.98.1508944734262; Wed, 25 Oct 2017 08:18:54 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id i62sm746461lji.42.2017.10.25.08.18.52 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 25 Oct 2017 08:18:53 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, neta@marvell.com, kostap@marvell.com, jinghua@marvell.com, mw@semihalf.com, jsd@semihalf.com Date: Wed, 25 Oct 2017 17:18:10 +0200 Message-Id: <1508944693-16315-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [platforms: PATCH v3 0/8] Armada 7k/8k - memory improvements X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 25 Oct 2017 15:15:12 -0000 Hi, In the third round I resend only 3 patches. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/mem-upstream-r20171025-2 Best regards, Marcin Changelog: v2->v3 1/8 - Add RB 4/8 - Improve and correct commit message 6/8 - Improve if statement for decoding region size code v1->v2 1/8 - Add comment for calling Stall 4/8 - s/VirtualMemoryTable/mVirtualMemoryTable/ - restore ASSERT for table elements - correct commit log (s/ATF/ARM-TF/) - add dynamic remap enable/parameters detection - move config space base address to PCD - use macros 6/8 - s/DramSizeGet/GetDramSize/ - add 'IN OUT' to GetDramSize argument - s/AreaLengthMap/RegionCode/ - use macros to hide arithmetics and increase readability - replace humongous switch/case with small if/else 2/8, 3/8, 5/8, 7/8, 8/8 - Add RBs Ard Biesheuvel (5): Marvell/Armada: Implement EFI_RNG_PROTOCOL driver for EIP76 TRNG Marvell/Armada: Increase preallocated memory region size Marvell/Armada: Add MemoryInitPeiLib that reserves secure region Marvell/Armada: Armada70x0Lib: Add support for 32-bit ARM Marvell/Armada: Add 32-bit ARM support Marcin Wojtas (3): Marvell/Armada: Remove custom reset library residues Marvell/Armada: Add support for DRAM remapping Marvell/Armada: Enable dynamic DRAM size detection Platform/Marvell/Armada/Armada.dsc.inc | 21 +- Platform/Marvell/Armada/Armada70x0.dsc | 8 +- Platform/Marvell/Armada/Armada70x0.fdf | 3 +- Platform/Marvell/Armada/Drivers/Armada70x0RngDxe/Armada70x0RngDxe.c | 255 ++++++++++++++++++++ Platform/Marvell/Armada/Drivers/Armada70x0RngDxe/Armada70x0RngDxe.inf | 47 ++++ Platform/Marvell/Armada/Library/Armada70x0Lib/ARM/ArmPlatformHelper.S | 77 ++++++ Platform/Marvell/Armada/Library/Armada70x0Lib/Armada70x0Lib.inf | 5 + Platform/Marvell/Armada/Library/Armada70x0Lib/Armada70x0LibMem.c | 149 ++++++++++-- Platform/Marvell/Armada/Library/Armada70x0Lib/Armada70x0LibMem.h | 73 ++++++ Platform/Marvell/Armada/Library/Armada70x0MemoryInitPeiLib/Armada70x0MemoryInitPeiLib.c | 158 ++++++++++++ Platform/Marvell/Armada/Library/Armada70x0MemoryInitPeiLib/Armada70x0MemoryInitPeiLib.inf | 46 ++++ Platform/Marvell/Marvell.dec | 18 +- Silicon/Marvell/Documentation/PortingGuide.txt | 9 - 13 files changed, 823 insertions(+), 46 deletions(-) create mode 100644 Platform/Marvell/Armada/Drivers/Armada70x0RngDxe/Armada70x0RngDxe.c create mode 100644 Platform/Marvell/Armada/Drivers/Armada70x0RngDxe/Armada70x0RngDxe.inf create mode 100644 Platform/Marvell/Armada/Library/Armada70x0Lib/ARM/ArmPlatformHelper.S create mode 100644 Platform/Marvell/Armada/Library/Armada70x0Lib/Armada70x0LibMem.h create mode 100644 Platform/Marvell/Armada/Library/Armada70x0MemoryInitPeiLib/Armada70x0MemoryInitPeiLib.c create mode 100644 Platform/Marvell/Armada/Library/Armada70x0MemoryInitPeiLib/Armada70x0MemoryInitPeiLib.inf -- 2.7.4