From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4010:c07::236; helo=mail-lf0-x236.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf0-x236.google.com (mail-lf0-x236.google.com [IPv6:2a00:1450:4010:c07::236]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 732532034A874 for ; Thu, 26 Oct 2017 18:10:43 -0700 (PDT) Received: by mail-lf0-x236.google.com with SMTP id 90so5654897lfs.13 for ; Thu, 26 Oct 2017 18:14:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=0vjxhvUPSD0vcgiBzT9ZtsatAdBDxvXkoFZ7qz72UGg=; b=2JQ+KabtW2u2FiCCW20RvhB1wZ1uU/8UAubl/5tXhlzjX09KBsdIAgfb/1jKro4LyA uIrWuV2HqCdslZXF/XMJVrisuF/DVhp6uxrDb6KZ2JySbcaGNe0D31Q+9Hrv9drFueHy vjyTvhQHHh+zotUShZQ+QIjfBFjKW838uK4SjuflEp785F8HLGU8UrbIuRPlg8F6zERM DRQFs+ScTQrdFURPzrOhuxykMupBHyz4xihS4z+0s5GXOwIEtytx8gUXV5jcGDyJFjJD /hpd5Ya2FfA9sVZikIsISMLHNRwNzQhZrAxHsKPORuW+8cw9ukXGwfNIMZGlJYcWLwfD Pxrw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=0vjxhvUPSD0vcgiBzT9ZtsatAdBDxvXkoFZ7qz72UGg=; b=lVq0O9+QhLuySkqzU557xiHSJXtCgki2Jd0eT1YIq1k9zQFK3Iku49AvQi1APHNaiP muK2pjsjN0ztqGv5kEsXrhCSvxcoTOLRt2fk3pgS06Jns1j5G1Kzg4Av2Kv9ZPk7brHg zXY2kYNcVTqBw9vSxYXMonH0Edp32cCEjN7ODOkbkCYnza/rJQ5dk8d/9wF6iKLx9CAR 2oJa81mdZTUMSkZg2XtwEUYAzEBRTLkhu1nIZe4hagSeJZ3aurqB6/TEFBb0zArqI5K9 WLbiluxUpDAnMbjD4lcnujPD1f3+bAXOGiJgk/5MQMP78B/L9SInhKpavZIib13CT9Vf xavA== X-Gm-Message-State: AMCzsaXBuGbEKUwi2Ok0sbFXCFvEyT2SABs3Av4e15CHU9M7DXpK7mmU EvKeoe5cw2y/Ftii2sRNhvsTIEv2Y0o= X-Google-Smtp-Source: ABhQp+QKQhOAUj5Di4ZeNt9rfrEkz5bpGnZy068k4zai8Hay5yHyJnsjCDNSPuZfxxSQZfsYQO4YSQ== X-Received: by 10.25.196.210 with SMTP id u201mr8288079lff.210.1509066867291; Thu, 26 Oct 2017 18:14:27 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id m9sm1675702ljb.61.2017.10.26.18.14.25 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 26 Oct 2017 18:14:26 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, neta@marvell.com, kostap@marvell.com, jinghua@marvell.com, mw@semihalf.com, jsd@semihalf.com Date: Fri, 27 Oct 2017 03:13:42 +0200 Message-Id: <1509066832-5285-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [platforms: PATCH v2 00/10] Armada 7k/8k - misc improvements pt.2 X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 27 Oct 2017 01:10:43 -0000 Hi, I present you a second version of the patchset with post review fixes and improvements. 9/10 patch was completely changed - the diff is bigger, but such generic clock handling gives some chances to benefit if we want to merge Xenon support with original EDK2 SdMmc driver in future. More details can be found in the commit logs and a changelog below. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/misc-upstream-r20171027 I'm looking forward to your comments or remarks. Best regards, Marcin Changelog: v1 -> v2: 1/10 - remove unrelated style fix - fix style around modified functions calls 2/10 - leave original EFI_SUCCESS assignment 6/10 - use descriptively named temporary variable for pin index in a loop 7/10 - use single flag for link up/down - simplify logic - correct style 8/10 - mention missing SDR25 in a commit message 9/10 - use new member of SD_MMC_HC_PRIVATE_DATA to set actual input clock speed and use it for the output clock configuration - rewrite commit message 3/10, 4/10, 5/10, 10/10 - add RB's Ard Biesheuvel (2): Marvell/Library: MppLib: Disable the stack protector Marvell/Library: MppLib: Take 0xFF placeholders into account David Greeson (2): Marvell/Drivers: MvI2cDxe: Abort transaction immediately upon fail Marvell/Drivers: MvI2cDxe: Reduce bus occupation time Joe Zhou (1): Marvell/Library: MppLib: Prevent overwriting PCD values Marcin Wojtas (5): Marvell/Drivers: MvI2cDxe: Fix returning status in MvI2cStartRequest Marvell/Drivers: Pp2Dxe: Change settings for the always-up link Marvell/Drivers: XenonDxe: Fix UHS signalling mode setting Marvell/Drivers: XenonDxe: Allow overriding base clock frequency Marvell/Drivers: XenonDxe: Do not modify FIFO default values Platform/Marvell/Drivers/I2c/MvI2cDxe/MvI2cDxe.c | 70 ++++++++++++-------- Platform/Marvell/Drivers/I2c/MvI2cDxe/MvI2cDxe.h | 2 +- Platform/Marvell/Drivers/Net/Pp2Dxe/Mvpp2Lib.c | 25 +++++++ Platform/Marvell/Drivers/Net/Pp2Dxe/Mvpp2Lib.h | 6 ++ Platform/Marvell/Drivers/Net/Pp2Dxe/Pp2Dxe.c | 6 +- Platform/Marvell/Drivers/SdMmc/XenonDxe/EmmcDevice.c | 6 +- Platform/Marvell/Drivers/SdMmc/XenonDxe/SdDevice.c | 4 +- Platform/Marvell/Drivers/SdMmc/XenonDxe/SdMmcPciHcDxe.c | 13 ++-- Platform/Marvell/Drivers/SdMmc/XenonDxe/SdMmcPciHcDxe.h | 6 ++ Platform/Marvell/Drivers/SdMmc/XenonDxe/SdMmcPciHci.c | 22 +++--- Platform/Marvell/Drivers/SdMmc/XenonDxe/SdMmcPciHci.h | 12 ++-- Platform/Marvell/Drivers/SdMmc/XenonDxe/XenonSdhci.c | 16 ----- Platform/Marvell/Library/MppLib/MppLib.c | 35 +++++----- Platform/Marvell/Library/MppLib/MppLib.inf | 3 + 14 files changed, 140 insertions(+), 86 deletions(-) -- 2.7.4