From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=104.47.38.46; helo=nam02-bl2-obe.outbound.protection.outlook.com; envelope-from=vabhav.sharma@nxp.com; receiver=edk2-devel@lists.01.org Received: from NAM02-BL2-obe.outbound.protection.outlook.com (mail-bl2nam02on0046.outbound.protection.outlook.com [104.47.38.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id C68EF22183C83 for ; Fri, 1 Dec 2017 08:11:43 -0800 (PST) Received: from CY1PR03CA0030.namprd03.prod.outlook.com (10.174.128.40) by CY4PR03MB2693.namprd03.prod.outlook.com (10.173.43.136) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.282.5; Fri, 1 Dec 2017 16:16:08 +0000 Received: from BL2FFO11FD041.protection.gbl (2a01:111:f400:7c09::131) by CY1PR03CA0030.outlook.office365.com (2603:10b6:600::40) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.282.5 via Frontend Transport; Fri, 1 Dec 2017 16:16:08 +0000 Authentication-Results: spf=fail (sender IP is 192.88.168.50) smtp.mailfrom=nxp.com; nxp.com; dkim=none (message not signed) header.d=none;nxp.com; dmarc=fail action=none header.from=nxp.com; Received-SPF: Fail (protection.outlook.com: domain of nxp.com does not designate 192.88.168.50 as permitted sender) receiver=protection.outlook.com; client-ip=192.88.168.50; helo=tx30smr01.am.freescale.net; Received: from tx30smr01.am.freescale.net (192.88.168.50) by BL2FFO11FD041.mail.protection.outlook.com (10.173.161.137) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.239.4 via Frontend Transport; Fri, 1 Dec 2017 16:16:08 +0000 Received: from uefi-OptiPlex-790.ap.freescale.net ([10.232.132.56]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id vB1GFp1s007956; Fri, 1 Dec 2017 09:16:05 -0700 From: Vabhav To: , , , Date: Fri, 1 Dec 2017 09:44:20 +0530 Message-ID: <1512101660-11714-5-git-send-email-vabhav.sharma@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1512101660-11714-1-git-send-email-vabhav.sharma@nxp.com> References: <1512101660-11714-1-git-send-email-vabhav.sharma@nxp.com> X-EOPAttributedMessage: 0 X-Matching-Connectors: 131566185683642769; (91ab9b29-cfa4-454e-5278-08d120cd25b8); () X-Forefront-Antispam-Report: CIP:192.88.168.50; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(6009001)(336005)(39860400002)(39380400002)(376002)(346002)(2980300002)(1110001)(1109001)(339900001)(199003)(189002)(47776003)(189998001)(68736007)(356003)(2906002)(305945005)(5890100001)(2201001)(36756003)(50466002)(106466001)(105606002)(54906003)(97736004)(316002)(104016004)(85426001)(4326008)(33646002)(50226002)(53376002)(8656006)(8936002)(16586007)(77096006)(8676002)(6666003)(575784001)(51416003)(16799955002)(966005)(86362001)(53936002)(81166006)(110136005)(81156014)(15188155005)(48376002)(5660300001)(2950100002)(498600001)(6306002)(76176011)(142933001)(19627235001); DIR:OUT; SFP:1101; SCL:1; SRVR:CY4PR03MB2693; H:tx30smr01.am.freescale.net; FPR:; SPF:Fail; PTR:InfoDomainNonexistent; A:1; MX:1; LANG:en; X-Microsoft-Exchange-Diagnostics: 1; BL2FFO11FD041; 1:lBa2u5wP8ptIGHdb9eByI0v3J8ZdCXgnWtN4Jj1DfPRgFNpooZkosR4EHDRd6la9q7EjalHwaInqdJgIc71kox9YWyGNykfHgirjO57PUA/5jZHI+GKVpWmWq/2lytSO MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: af1397a7-d68a-4671-6991-08d538d6d497 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(4534020)(4628075)(201703131517081)(5600026)(4604075)(2017052603286); SRVR:CY4PR03MB2693; X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2693; 3:tsB797wO2d8N2VcAF9Fpc/X9dEgeFtxU7QUqU1NdG5r1HCv+FjE8HvdzygqWUeNWd5hZmVcqQm7LgD6QwhzI3TSvGXSZc30OAOXn+6nSf+Ew8xDYREdJbVVoHuv24O7WSMma5Bt6CejFcepUVuvvhrlMwoIDuBwIZjrqFqQQsHpOxV0ibW0UyzAAWpKWc/7cXCEPX2jGnL2YNYcvS9cP2pb92QnDUG39+725TJmp+isl5iPcZ13z7vfTUa4bXR8BpF2TT07dv+Fpe99p/BZAfSrGEj50kkaWWxNzEnK86JEd77IlIKRz1V2SodWKj6FB9u2Np2Rc4VKJX3yD6U11625oAlbzoZFSq4fNGVa/pzg=; 25:BP09bki4EOnBlnBHrci2FzzHxmNKZ9TzZZiLxQmfMJzsG1hsbgIs/VH4ma+UN2Bq6Os8J23xoXO6gTyLdMH4ua+EDls+Aory9pYh4k0trmpnQmNuPkfeIWfgFO55ki62LdSF9oWjj7rQWP3TK2blyEvUZVnJ1tBAGR8QoS2bRSwR8SOzFm8YurH//Rmb383x9oyUQHuOH2FnRKUYlfw/Z72XfMTbMlCLeOsXmXPsJA9T/4NkyMU7lKe6KG2oTZET8RH0Yglk3O+/Cru6cE/Sl0Oq/AwAhwbgCTALybI7DRzFPyMNU9Q/oe1Ia20LjrOpRLpxqdviiZusH5HcrBZGmg== X-MS-TrafficTypeDiagnostic: CY4PR03MB2693: X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2693; 31:rV7iOhEVB0g3Hg4Dswc6mV4vf0tBRbiKhnk54dWer1qbgwkqPkahuP0JI61wabzuNOboG2rOlbzjjO8BxVdzcM0yT/ZljXKsw1ypc3ycuCGOle+KWfh8fUKo6cBnC4gudIP1oAxkoydyuzAJ9QL9kYhkCOaRUZKCwFrHOT/XRzMxqxtcunMKkoJRn8CyN2moRJRj+AsNXnkrGZzmtWjO7j5qxje2HQYqEmGBy+ZIxp0=; 4:snN4n2+X0QRE8vLiO7aShH35lKqhje/lJ4Ub1oHgpmD4ecOIKWXq9I7X0Icqssjg6ew19rQNg4hfq75KtnBacZ6IsFxpvQQRwc2BhB7XjGcgDsRNXUg5JHxNbhMFTIcYianlMrleNsAQVa24OAou+zwJ9hNRomdGYvm2dViXQnaMsFtFckgH5+9pd1gyhlYFHvCxVYe/oR7dI2lXgMzYL2Zbc2usxvaBzie25BHCfjAB6qcswWxLSnduD542EF6T8p4R4U7TdR8hFU+o4BWmqPy6wG5b8roRlMFJuP/xWLcf2YXNJNmWiwl2Hu+/JAJfPaj8t9REkLMReSZXgZiI8m7OKprOzTxYbG/uNwAKTOs= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197)(111885846020525); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6095135)(2401047)(5005006)(8121501046)(93006095)(93001095)(3002001)(10201501046)(3231022)(6055026)(6096035)(20161123561025)(20161123565025)(201703131430075)(201703131433075)(201703131448075)(201703161259150)(201703151042153)(20161123563025)(20161123556025)(20161123559100)(201708071742011); SRVR:CY4PR03MB2693; BCL:0; PCL:0; RULEID:(100000803101)(100110400095)(400006); SRVR:CY4PR03MB2693; X-Forefront-PRVS: 05087F0C24 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; CY4PR03MB2693; 23:U1+6dN7zukfX9kex9Ls4qggZz+LHryAA3BAUXFdZT?= =?us-ascii?Q?JWjOApRybrVj/ZiCVfDu389mucTjzFgbxKV2T6esn+cCH7CoPegttm7KtgJU?= =?us-ascii?Q?L3IAoH140ncAXNkpnIzKcEgxrx+PRT+nZgQkQThiO49cRCbFV2FX3GtvuO7H?= =?us-ascii?Q?Xwn106cZ/1wHXLo/LD86CsKSrKHuP9sBTEHijv6kPWFet4epO0Otlw2NCa9v?= =?us-ascii?Q?ZGR4vTRQfJf7AOofd1myPG3xtFb2d4w1XQNqmuxSwkdxVF9k4aPPuR38LbsJ?= =?us-ascii?Q?tZbIxNOw/t5xZ1BHiBFJPg6x0hcvQpL1Ok/k+Nv9Tx4/LpvVAyqb9W+mfnxV?= =?us-ascii?Q?bUfDL3lCM86mJbVjPrisD0nxQFdJmMIgIAKJTTJ2tehQg2wm+VU92mGMD/uQ?= =?us-ascii?Q?DYSRh9t1z/pj56gcmnW7ln2xV6EAIKykrdhivqJyNG/Vm9O7sJXORSpUNX5w?= =?us-ascii?Q?KeYR18gQDjjwpcwrEGJ4zxNPEcyumAt9NzzlR7tbxJ7uYjcnTL/p41UUMW0j?= =?us-ascii?Q?EFjK5/ig2K/p6ZmGEhBXJaMh9O6dAIPoBsnK+sRRntVAv0iA2fGfMytGFDGr?= =?us-ascii?Q?nY/+2O2N+PqSdj5vWli5QnbNV7xPv6250wOcimw0MNIwgKMjD8h/QJ+sQ9tn?= =?us-ascii?Q?anwgJXywnLG06esL4qm34lRC9xQlZ4gUoPAWICmdxsCgYg16B5qfosQfgCnE?= =?us-ascii?Q?hwNWb0KTIsqxx0ZIXEYsGy+XFMTO2vyGsmmAn6aap3bWYdVbplHNYPhNwqaP?= =?us-ascii?Q?vJ8jdiaOg55vBBp0MvEq22s/HvXTe8b1qh7VZ2eflP3K+w5YN2i4/oq4SLfS?= =?us-ascii?Q?TC+E5AlwOblbOarwbaTGP7hOVzvLBofEl9ewcQbI03OM2b4HlA++SjVKGcBQ?= =?us-ascii?Q?6BnLJCAzrTIzfmwMs1rQ5AMViZiba+lxhCvee72mEiCrTpDUt2naIDVU/k/z?= =?us-ascii?Q?4A0HCvwxpV3OwdwTGvecZAQICH2o0aubt0jLC7cBfp1x+1X9yFMyLxwL9raL?= =?us-ascii?Q?RxXOrB16Y5+njH1iJk7MV5iRiyvUlCtRUQJ8Svj1cxNyFEAQX1ftQp3n6rgm?= =?us-ascii?Q?dxP3i7gGCQdkBoynt7zcm6qkCZSWvSlSbczTIsvReTxoc7g5YSjk7yqG6BYW?= =?us-ascii?Q?ulsOfi9U8nHpCpZqQA0ZmaODQJFN7sqiU0tKW1KaIRqt4d50Pb5LJnhdjwDb?= =?us-ascii?Q?axA/1c+bZ/gkrork12faU0UBRyxiSNm4SVRO5JwquSuKb2tAY7U1f/eZZ1L1?= =?us-ascii?Q?a1/kzKgm8QPsfnH1yyWbzGOwQoFkmFnyqex4aTmLVYcgN9Fl+oa4R8OjiGJz?= =?us-ascii?Q?i4LstkPQRziS5AjCv7tu/98ocBwI3PTkcp+KSPoV5L3?= X-Microsoft-Exchange-Diagnostics: 1; CY4PR03MB2693; 6:QoTpFbkZj8G6qjBTO2s6+6bTT7RlB8vFpp6sAi+eyAqxASNPKwDfM+pP7sXeDPoDXXWe1yFOLCz9Ej5rG3zhVsMuvKhV6TZ2uz4brunWGRCG1Tj0N6wtsTwkJeuesM/sM9IkByjVoWtwAOxdH/wHH0iokRMGz9+3MbHuon5M/a2L4su6fs2SvR4VRNuUVX8R1LiqV6qRmTZypkoaibSM3afX+hmIIABMrT57ARThaQUf7ha++HrVjS52lWRqg0xt7pew2f8EhM/BQHBQbZUmTG7scxAaDWzQh32CdYiRAFitAapkpVz3PUy9yarrNijyF4w1xFyu+FUGTL0xDf3UWqytioDZu0rzR8jKyCsYiZY=; 5:2mg2s2D61RAaQu6QYFzwPpa/T0B+iu5ARIADiyLRX2BRXv3tCgxNyMxu/4UfX8vlmBUlS3DaYMPE364LgsrF/K1vIeJSrWnOlt/h5PPyc33OkyMXkmuwhI1AmPzmtqmav7flDXGf6bfh6aAkQR6UzQBGwk0phCJ3KQtGTd6HJW4=; 24:bddywD1dDPITqi2ONfDvWvVPMvtnAT7IygqnMUDb0oXQUXwKsaI7h/4DIErjwajhI7bjbP2tagF7VEG7Owwp6qOQUFedIsrVYbUsAsMzxTg=; 7:lFI/t9YsGpNJzIMMOy34CKsv/vchBG2mekV50rnxGSYyf16qXScw+gOd9m89y2pUPrcOBVJk5r4ktHUVMuwC1c7pprFPv99XhSQVLbufwEU4kMBd/yuN+9sUDOtZRH8iH3VGxhLWv0BetH9phz/7TKpV+fqAak/92cUF4EjuEkd+TOZcAkQDtXzv3bEc41LQ44VKCid5zQivN2KQf7UkyTPmTAbZZS6iAYGnyAFQ+IqM3GhzkJ//HBN7sCKhMbsj SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-MS-Exchange-CrossTenant-OriginalArrivalTime: 01 Dec 2017 16:16:08.1926 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: af1397a7-d68a-4671-6991-08d538d6d497 X-MS-Exchange-CrossTenant-Id: 5afe0b00-7697-4969-b663-5eab37d5f47e X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=5afe0b00-7697-4969-b663-5eab37d5f47e; Ip=[192.88.168.50]; Helo=[tx30smr01.am.freescale.net] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY4PR03MB2693 Subject: [PATCH 4/4] Compilation:Add the fdf,dsc and dec files X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 01 Dec 2017 16:11:44 -0000 Content-Type: text/plain This patch adds firmware device,description and declaration files to enable compilation for NXP LS1046ARDB board. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Vabhav --- Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc | 1 + Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dec | 30 +++ Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dsc | 75 +++++++ Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf | 297 +++++++++++++++++++++++++++ Platform/NXP/NxpQoriqLs.dec | 1 + Platform/NXP/Readme.md | 2 +- Silicon/NXP/LS1046A/LS1046A.dec | 22 ++ Silicon/NXP/LS1046A/LS1046A.dsc | 79 +++++++ 8 files changed, 506 insertions(+), 1 deletion(-) create mode 100644 Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dec create mode 100644 Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dsc create mode 100644 Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf create mode 100644 Silicon/NXP/LS1046A/LS1046A.dec create mode 100644 Silicon/NXP/LS1046A/LS1046A.dsc diff --git a/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc b/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc index 19d4d30..3aa3407 100644 --- a/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc +++ b/Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc @@ -47,6 +47,7 @@ # gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled|FALSE gNxpQoriqLsTokenSpaceGuid.PcdPlatformFreqDiv|0x1 + gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3|TRUE # # Big Endian IPs diff --git a/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dec b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dec new file mode 100644 index 0000000..bdede59 --- /dev/null +++ b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dec @@ -0,0 +1,30 @@ +#/** LS1046a board package. +# +# Copyright 2017 NXP +# +# This program and the accompanying materials are licensed and made available under +# the terms and conditions of the BSD License which accompanies this distribution. +# The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +#**/ + +[Defines] + PACKAGE_NAME = LS1046aRdbPkg + PACKAGE_GUID = 6eba6648-d853-4eb3-9761-528b82d5ab04 + +################################################################################ +# +# Include Section - list of Include Paths that are provided by this package. +# Comments are used for Keywords and Module Types. +# +# Supported Module Types: +# BASE SEC PEI_CORE PEIM DXE_CORE DXE_DRIVER DXE_RUNTIME_DRIVER DXE_SMM_DRIVER DXE_SAL_DRIVER UEFI_DRIVER UEFI_APPLICATION +# +################################################################################ +[Includes.common] + Include # Root include for the package + diff --git a/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dsc b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dsc new file mode 100644 index 0000000..ec9037b --- /dev/null +++ b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.dsc @@ -0,0 +1,75 @@ +#/** LS1046ARDB Board package. +# +# Copyright 2017 NXP +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +#**/ + +################################################################################ +# +# Defines Section - statements that will be processed to create a Makefile. +# +################################################################################ +[Defines] + # + # Defines for default states. These can be changed on the command line. + # -D FLAG=VALUE + # + PLATFORM_NAME = LS1046aRdbPkg + PLATFORM_GUID = 60169ec4-d2b4-44f8-825e-f8684fd42e4f + OUTPUT_DIRECTORY = Build/LS1046aRdbPkg + FLASH_DEFINITION = edk2-platforms/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf + +!include ../NxpQoriqLs.dsc +!include ../../../Silicon/NXP/LS1046A/LS1046A.dsc + +[LibraryClasses.common] + ArmPlatformLib|edk2-platforms/Platform/NXP/LS1046aRdbPkg/Library/PlatformLib/ArmPlatformLib.inf + ResetSystemLib|ArmPkg/Library/ArmSmcPsciResetSystemLib/ArmSmcPsciResetSystemLib.inf + SerialPortLib|edk2-platforms/Platform/NXP/Library/DUartPortLib/DUartPortLib.inf + BeIoLib|edk2-platforms/Platform/NXP/Library/BeIoLib/BeIoLib.inf + SocLib|edk2-platforms/Silicon/NXP/Chassis/LS1046aSocLib.inf + RealTimeClockLib|edk2-platforms/Silicon/NXP/Library/Pcf2129RtcLib/Pcf2129RtcLib.inf + +[PcdsFixedAtBuild.common] + gArmPlatformTokenSpaceGuid.PcdFirmwareVendor|"LS1046a RDB board" + + # + # Board Specific Pcds + # + gNxpQoriqLsTokenSpaceGuid.PcdSerdes2Enabled|TRUE + gNxpQoriqLsTokenSpaceGuid.PcdPlatformFreqDiv|0x2 + gNxpQoriqLsTokenSpaceGuid.PcdMuxToUsb3|FALSE + + # + # Big Endian IPs + # + gNxpQoriqLsTokenSpaceGuid.PcdGurBigEndian|TRUE + gNxpQoriqLsTokenSpaceGuid.PcdWdogBigEndian|TRUE + + # + # I2C controller Pcds + # + gNxpQoriqLsTokenSpaceGuid.PcdI2cBus|3 + gNxpQoriqLsTokenSpaceGuid.PcdI2cSpeed|100000 + + # + # RTC Pcds + # + gNxpQoriqLsTokenSpaceGuid.PcdI2cSlaveAddress|0x51 + +################################################################################ +# +# Components Section - list of all EDK II Modules needed by this Platform +# +################################################################################ +[Components.common] + edk2-platforms/Platform/NXP/Drivers/WatchDog/WatchDogDxe.inf + edk2-platforms/Platform/NXP/Drivers/I2cDxe/I2cDxe.inf diff --git a/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf new file mode 100644 index 0000000..169cef0 --- /dev/null +++ b/Platform/NXP/LS1046aRdbPkg/LS1046aRdbPkg.fdf @@ -0,0 +1,297 @@ +# LS1046aRdbPkg.fdf +# +# FLASH layout file for LS1046a board. +# +# Copyright 2017 NXP +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# + +################################################################################ +# +# FD Section +# The [FD] Section is made up of the definition statements and a +# description of what goes into the Flash Device Image. Each FD section +# defines one flash "device" image. A flash device image may be one of +# the following: Removable media bootable image (like a boot floppy +# image,) an Option ROM image (that would be "flashed" into an add-in +# card,) a System "Flash" image (that would be burned into a system's +# flash) or an Update ("Capsule") image that will be used to update and +# existing system flash. +# +################################################################################ + +[FD.LS1046aRdb_EFI] +BaseAddress = 0x82000000|gArmTokenSpaceGuid.PcdFdBaseAddress #The base address of the FLASH Device. +Size = 0x000ED850|gArmTokenSpaceGuid.PcdFdSize #The size in bytes of the FLASH Device +ErasePolarity = 1 +BlockSize = 0x1 +NumBlocks = 0xED850 + +################################################################################ +# +# Following are lists of FD Region layout which correspond to the locations of different +# images within the flash device. +# +# Regions must be defined in ascending order and may not overlap. +# +# A Layout Region start with a eight digit hex offset (leading "0x" required) followed by +# the pipe "|" character, followed by the size of the region, also in hex with the leading +# "0x" characters. Like: +# Offset|Size +# PcdOffsetCName|PcdSizeCName +# RegionType +# +################################################################################ +0x00000000|0x000ED850 +gArmTokenSpaceGuid.PcdFvBaseAddress|gArmTokenSpaceGuid.PcdFvSize +FV = FVMAIN_COMPACT + +################################################################################ +# +# FV Section +# +# [FV] section is used to define what components or modules are placed within a flash +# device file. This section also defines order the components and modules are positioned +# within the image. The [FV] section consists of define statements, set statements and +# module statements. +# +################################################################################ + +[FV.FvMain] +FvNameGuid = 1037c42b-8452-4c41-aac7-41e6c31468da +BlockSize = 0x1 +NumBlocks = 0 # This FV gets compressed so make it just big enough +FvAlignment = 8 # FV alignment and FV attributes setting. +ERASE_POLARITY = 1 +MEMORY_MAPPED = TRUE +STICKY_WRITE = TRUE +LOCK_CAP = TRUE +LOCK_STATUS = TRUE +WRITE_DISABLED_CAP = TRUE +WRITE_ENABLED_CAP = TRUE +WRITE_STATUS = TRUE +WRITE_LOCK_CAP = TRUE +WRITE_LOCK_STATUS = TRUE +READ_DISABLED_CAP = TRUE +READ_ENABLED_CAP = TRUE +READ_STATUS = TRUE +READ_LOCK_CAP = TRUE +READ_LOCK_STATUS = TRUE + + INF MdeModulePkg/Core/Dxe/DxeMain.inf + INF MdeModulePkg/Universal/PCD/Dxe/Pcd.inf + # + # PI DXE Drivers producing Architectural Protocols (EFI Services) + # + INF ArmPkg/Drivers/CpuDxe/CpuDxe.inf + + INF MdeModulePkg/Core/RuntimeDxe/RuntimeDxe.inf + INF ArmPkg/Drivers/ArmGic/ArmGicDxe.inf + INF ArmPkg/Drivers/TimerDxe/TimerDxe.inf + INF edk2-platforms/Platform/NXP/Drivers/WatchDog/WatchDogDxe.inf + INF MdeModulePkg/Universal/SecurityStubDxe/SecurityStubDxe.inf + INF MdeModulePkg/Universal/CapsuleRuntimeDxe/CapsuleRuntimeDxe.inf + INF MdeModulePkg/Universal/HiiDatabaseDxe/HiiDatabaseDxe.inf + INF EmbeddedPkg/EmbeddedMonotonicCounter/EmbeddedMonotonicCounter.inf + INF MdeModulePkg/Universal/ResetSystemRuntimeDxe/ResetSystemRuntimeDxe.inf + INF EmbeddedPkg/RealTimeClockRuntimeDxe/RealTimeClockRuntimeDxe.inf + + # + # Multiple Console IO support + # + INF MdeModulePkg/Universal/Console/ConPlatformDxe/ConPlatformDxe.inf + INF MdeModulePkg/Universal/Console/ConSplitterDxe/ConSplitterDxe.inf + INF MdeModulePkg/Universal/Console/GraphicsConsoleDxe/GraphicsConsoleDxe.inf + INF MdeModulePkg/Universal/Console/TerminalDxe/TerminalDxe.inf + INF MdeModulePkg/Universal/SerialDxe/SerialDxe.inf + + INF EmbeddedPkg/MetronomeDxe/MetronomeDxe.inf + INF EmbeddedPkg/SimpleTextInOutSerial/SimpleTextInOutSerial.inf + + # + # Network modules + # + INF MdeModulePkg/Universal/Network/SnpDxe/SnpDxe.inf + INF MdeModulePkg/Universal/Network/DpcDxe/DpcDxe.inf + INF MdeModulePkg/Universal/Network/MnpDxe/MnpDxe.inf + INF MdeModulePkg/Universal/Network/VlanConfigDxe/VlanConfigDxe.inf + INF MdeModulePkg/Universal/Network/ArpDxe/ArpDxe.inf + INF MdeModulePkg/Universal/Network/Dhcp4Dxe/Dhcp4Dxe.inf + INF MdeModulePkg/Universal/Network/Ip4Dxe/Ip4Dxe.inf + INF MdeModulePkg/Universal/Network/Mtftp4Dxe/Mtftp4Dxe.inf + INF MdeModulePkg/Universal/Network/Udp4Dxe/Udp4Dxe.inf + INF MdeModulePkg/Universal/Network/UefiPxeBcDxe/UefiPxeBcDxe.inf + INF MdeModulePkg/Universal/Network/IScsiDxe/IScsiDxe.inf +!if $(NETWORK_IP6_ENABLE) == TRUE + INF NetworkPkg/Ip6Dxe/Ip6Dxe.inf + INF NetworkPkg/TcpDxe/TcpDxe.inf + INF NetworkPkg/Udp6Dxe/Udp6Dxe.inf + INF NetworkPkg/Dhcp6Dxe/Dhcp6Dxe.inf + INF NetworkPkg/Mtftp6Dxe/Mtftp6Dxe.inf + INF NetworkPkg/UefiPxeBcDxe/UefiPxeBcDxe.inf +!else + INF MdeModulePkg/Universal/Network/Tcp4Dxe/Tcp4Dxe.inf +!endif + + INF MdeModulePkg/Universal/Variable/EmuRuntimeDxe/EmuVariableRuntimeDxe.inf + + # FAT filesystem + GPT/MBR partitioning + # + INF MdeModulePkg/Universal/Disk/UnicodeCollation/EnglishDxe/EnglishDxe.inf + INF MdeModulePkg/Universal/Disk/DiskIoDxe/DiskIoDxe.inf + INF MdeModulePkg/Universal/Disk/PartitionDxe/PartitionDxe.inf + INF FatPkg/FatPei/FatPei.inf + INF FatPkg/EnhancedFatDxe/Fat.inf + + # + # UEFI application (Shell Embedded Boot Loader) + # + INF ShellPkg/Application/Shell/Shell.inf + + # + # Bds + # + INF MdeModulePkg/Universal/DevicePathDxe/DevicePathDxe.inf + INF MdeModulePkg/Universal/DisplayEngineDxe/DisplayEngineDxe.inf + INF MdeModulePkg/Universal/SetupBrowserDxe/SetupBrowserDxe.inf + INF MdeModulePkg/Universal/BdsDxe/BdsDxe.inf + INF MdeModulePkg/Application/UiApp/UiApp.inf + + INF edk2-platforms/Platform/NXP/Drivers/I2cDxe/I2cDxe.inf + +[FV.FVMAIN_COMPACT] +FvAlignment = 8 +ERASE_POLARITY = 1 +MEMORY_MAPPED = TRUE +STICKY_WRITE = TRUE +LOCK_CAP = TRUE +LOCK_STATUS = TRUE +WRITE_DISABLED_CAP = TRUE +WRITE_ENABLED_CAP = TRUE +WRITE_STATUS = TRUE +WRITE_LOCK_CAP = TRUE +WRITE_LOCK_STATUS = TRUE +READ_DISABLED_CAP = TRUE +READ_ENABLED_CAP = TRUE +READ_STATUS = TRUE +READ_LOCK_CAP = TRUE +READ_LOCK_STATUS = TRUE + + INF ArmPlatformPkg/PrePi/PeiUniCore.inf + + FILE FV_IMAGE = 9E21FD93-9C72-4c15-8C4B-E77F1DB2D792 { + SECTION GUIDED EE4E5898-3914-4259-9D6E-DC7BD79403CF PROCESSING_REQUIRED = TRUE { + SECTION FV_IMAGE = FVMAIN + } + } + +################################################################################ +# +# Rules are use with the [FV] section's module INF type to define +# how an FFS file is created for a given INF file. The following Rule are the default +# rules for the different module type. User can add the customized rules to define the +# content of the FFS file. +# +################################################################################ + + +############################################################################ +# Example of a DXE_DRIVER FFS file with a Checksum encapsulation section # +############################################################################ +# +#[Rule.Common.DXE_DRIVER] +# FILE DRIVER = $(NAMED_GUID) { +# DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex +# COMPRESS PI_STD { +# GUIDED { +# PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi +# UI STRING="$(MODULE_NAME)" Optional +# VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER) +# } +# } +# } +# +############################################################################ + +[Rule.Common.SEC] + FILE SEC = $(NAMED_GUID) RELOCS_STRIPPED { + TE TE Align = 32 $(INF_OUTPUT)/$(MODULE_NAME).efi + } + +[Rule.Common.PEI_CORE] + FILE PEI_CORE = $(NAMED_GUID) { + TE TE $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING ="$(MODULE_NAME)" Optional + } + +[Rule.Common.PEIM] + FILE PEIM = $(NAMED_GUID) { + PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + +[Rule.Common.PEIM.TIANOCOMPRESSED] + FILE PEIM = $(NAMED_GUID) DEBUG_MYTOOLS_IA32 { + PEI_DEPEX PEI_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex + GUIDED A31280AD-481E-41B6-95E8-127F4C984779 PROCESSING_REQUIRED = TRUE { + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + } + +[Rule.Common.DXE_CORE] + FILE DXE_CORE = $(NAMED_GUID) { + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + + +[Rule.Common.UEFI_DRIVER] + FILE DRIVER = $(NAMED_GUID) { + DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + +[Rule.Common.DXE_DRIVER] + FILE DRIVER = $(NAMED_GUID) { + DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + +[Rule.Common.DXE_RUNTIME_DRIVER] + FILE DRIVER = $(NAMED_GUID) { + DXE_DEPEX DXE_DEPEX Optional $(INF_OUTPUT)/$(MODULE_NAME).depex + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + UI STRING="$(MODULE_NAME)" Optional + } + +[Rule.Common.UEFI_APPLICATION] + FILE APPLICATION = $(NAMED_GUID) { + UI STRING ="$(MODULE_NAME)" Optional + PE32 PE32 $(INF_OUTPUT)/$(MODULE_NAME).efi + } + +[Rule.Common.UEFI_DRIVER.BINARY] + FILE DRIVER = $(NAMED_GUID) { + DXE_DEPEX DXE_DEPEX Optional |.depex + PE32 PE32 |.efi + UI STRING="$(MODULE_NAME)" Optional + VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER) + } + +[Rule.Common.UEFI_APPLICATION.BINARY] + FILE APPLICATION = $(NAMED_GUID) { + PE32 PE32 |.efi + UI STRING="$(MODULE_NAME)" Optional + VERSION STRING="$(INF_VERSION)" Optional BUILD_NUM=$(BUILD_NUMBER) + } diff --git a/Platform/NXP/NxpQoriqLs.dec b/Platform/NXP/NxpQoriqLs.dec index 4af35a1..f26595c 100644 --- a/Platform/NXP/NxpQoriqLs.dec +++ b/Platform/NXP/NxpQoriqLs.dec @@ -30,6 +30,7 @@ gNxpQoriqLsTokenSpaceGuid.PcdI2cBus|0|UINT32|0x00000001 gNxpQoriqLsTokenSpaceGuid.PcdI2cSpeed|0|UINT32|0x00000002 gNxpQoriqLsTokenSpaceGuid.PcdNumI2cController|0|UINT32|0x00000003 + gNxpQoriqLsTokenSpaceGuid.PcdI2cSlaveAddress|0|UINT32|0x00000004 # # Pcds for base address and size diff --git a/Platform/NXP/Readme.md b/Platform/NXP/Readme.md index a11b90c..f1f273f 100644 --- a/Platform/NXP/Readme.md +++ b/Platform/NXP/Readme.md @@ -12,4 +12,4 @@ user need to run only build command. board-name : LS1043 / LS1046 / LS2088 build-candidate : DEBUG / RELEASE -Currently, support for LS1043 is provided. +Currently, support for LS1043 and LS1046 is provided. diff --git a/Silicon/NXP/LS1046A/LS1046A.dec b/Silicon/NXP/LS1046A/LS1046A.dec new file mode 100644 index 0000000..5f41319 --- /dev/null +++ b/Silicon/NXP/LS1046A/LS1046A.dec @@ -0,0 +1,22 @@ +# LS1046A.dec +# +# Copyright 2017 NXP +# +# This program and the accompanying materials are licensed and made available under +# the terms and conditions of the BSD License which accompanies this distribution. +# The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +#**/ + +[Defines] + DEC_SPECIFICATION = 0x00010005 + +[Guids.common] + gNxpLs1046ATokenSpaceGuid = {0x1edb40ad, 0x1178, 0x407f, {0x8f, 0x1a, 0x64, 0x20, 0x8a, 0x16, 0x33, 0xd1}} + +[Includes] + Include diff --git a/Silicon/NXP/LS1046A/LS1046A.dsc b/Silicon/NXP/LS1046A/LS1046A.dsc new file mode 100644 index 0000000..65fc192 --- /dev/null +++ b/Silicon/NXP/LS1046A/LS1046A.dsc @@ -0,0 +1,79 @@ +# LS1046A board package. +# +# Copyright 2017 NXP +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +# + +################################################################################ +# +# Pcd Section - list of all EDK II PCD Entries defined by this Platform +# +################################################################################ + +[PcdsDynamicDefault.common] + + gArmTokenSpaceGuid.PcdGicDistributorBase|0x1410000 + gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase|0x1420000 + +[PcdsFixedAtBuild.common] + + gEmbeddedTokenSpaceGuid.PcdEmbeddedPrompt|"LS1046a" + gEfiMdeModulePkgTokenSpaceGuid.PcdSerialRegisterBase|0x21c0500 + + # + # LS1046a board Specific PCDs + # XX (DRAM - Region 1 2GB) + gArmTokenSpaceGuid.PcdSystemMemoryBase|0x80000000 + gArmTokenSpaceGuid.PcdSystemMemorySize|0x80000000 + gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x02000000 + + # + # CCSR Address Space and other attached Memories + # + gNxpQoriqLsTokenSpaceGuid.PcdCcsrBaseAddr|0x01000000 + gNxpQoriqLsTokenSpaceGuid.PcdCcsrSize|0x0F000000 + gNxpQoriqLsTokenSpaceGuid.PcdClkBaseAddr|0x01EE1000 + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion1BaseAddr|0x60000000 + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion1Size|0x20000000 + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion2BaseAddr|0x0620000000 + gNxpQoriqLsTokenSpaceGuid.PcdIfcRegion2Size|0x00E0000000 + gNxpQoriqLsTokenSpaceGuid.PcdIfcNandReservedSize|0x2EA + gNxpQoriqLsTokenSpaceGuid.PcdQmanSwpBaseAddr|0x0500000000 + gNxpQoriqLsTokenSpaceGuid.PcdQmanSwpSize|0x0080000000 + gNxpQoriqLsTokenSpaceGuid.PcdBmanSwpBaseAddr|0x0508000000 + gNxpQoriqLsTokenSpaceGuid.PcdBmanSwpSize|0x0080000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseAddr|0x4000000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseSize|0x800000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp2BaseAddr|0x4800000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp2BaseSize|0x800000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp3BaseAddr|0x5000000000 + gNxpQoriqLsTokenSpaceGuid.PcdPciExp3BaseSize|0x800000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram1BaseAddr|0x0080000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram1Size|0x0080000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram2BaseAddr|0x0880000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram2Size|0x0780000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram3BaseAddr|0x8800000000 + gNxpQoriqLsTokenSpaceGuid.PcdDram3Size|0x7800000000 + gNxpQoriqLsTokenSpaceGuid.PcdScfgBaseAddr|0x1570000 + gNxpQoriqLsTokenSpaceGuid.PcdGutsBaseAddr|0x01EE0000 + gNxpQoriqLsTokenSpaceGuid.PcdWdog1BaseAddr|0x02AD0000 + gNxpQoriqLsTokenSpaceGuid.PcdWdog2BaseAddr|0x02AE0000 + gNxpQoriqLsTokenSpaceGuid.PcdWdog3BaseAddr|0x02A70000 + gNxpQoriqLsTokenSpaceGuid.PcdWdog4BaseAddr|0x02A80000 + gNxpQoriqLsTokenSpaceGuid.PcdWdog5BaseAddr|0x02A90000 + gNxpQoriqLsTokenSpaceGuid.PcdSdxcBaseAddr|0x01560000 + gNxpQoriqLsTokenSpaceGuid.PcdI2c0BaseAddr|0x02180000 + gNxpQoriqLsTokenSpaceGuid.PcdI2c1BaseAddr|0x02190000 + gNxpQoriqLsTokenSpaceGuid.PcdI2c2BaseAddr|0x021A0000 + gNxpQoriqLsTokenSpaceGuid.PcdI2c3BaseAddr|0x021B0000 + gNxpQoriqLsTokenSpaceGuid.PcdNumI2cController|4 + +## -- 1.9.1