From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=40.107.0.50; helo=eur02-am5-obe.outbound.protection.outlook.com; envelope-from=meenakshi.aggarwal@nxp.com; receiver=edk2-devel@lists.01.org Received: from EUR02-AM5-obe.outbound.protection.outlook.com (mail-eopbgr00050.outbound.protection.outlook.com [40.107.0.50]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 40C95223230CB for ; Fri, 16 Feb 2018 00:49:06 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nxp.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version; bh=vlQOqyM+4+5UJcAdfLKJdiZive34700IZ5cXE0VpNOY=; b=gQSB4z0jEOGrfpsFYENTdVbJ23C0+Z44ow44l5gjz47BLLsj/kSfi/ix2eog/fGeKp5kgwbE7D9kocYbq8i5T6cq0wEvZ67X8nPtfz41JdZX9iWfGiwGRvwLm2789thTCBRVyperkbN0l+0MSXtlMBbwTmVIJt5zuFmclrrVhkc= Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=meenakshi.aggarwal@nxp.com; Received: from idcbfarm.ap.freescale.net (192.88.169.1) by VI1PR04MB1008.eurprd04.prod.outlook.com (2a01:111:e400:5090::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384_P256) id 15.20.485.10; Fri, 16 Feb 2018 08:54:53 +0000 From: Meenakshi To: ard.biesheuvel@linaro.org, leif.lindholm@linaro.org, michael.d.kinney@intel.com, edk2-devel@lists.01.org Date: Fri, 16 Feb 2018 14:20:28 +0530 Message-Id: <1518771035-6733-33-git-send-email-meenakshi.aggarwal@nxp.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1518771035-6733-1-git-send-email-meenakshi.aggarwal@nxp.com> References: <1518771035-6733-1-git-send-email-meenakshi.aggarwal@nxp.com> MIME-Version: 1.0 X-Originating-IP: [192.88.169.1] X-ClientProxiedBy: HK2PR02CA0172.apcprd02.prod.outlook.com (2603:1096:201:1f::32) To VI1PR04MB1008.eurprd04.prod.outlook.com (2a01:111:e400:5090::28) X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: bd272b10-cf53-43f0-7bb7-08d5751af3e6 X-Microsoft-Antispam: UriScan:; BCL:0; PCL:0; RULEID:(7020095)(4652020)(48565401081)(5600026)(4604075)(4534165)(4627221)(201703031133081)(201702281549075)(2017052603307)(7153060)(7193020); SRVR:VI1PR04MB1008; X-Microsoft-Exchange-Diagnostics: 1; VI1PR04MB1008; 3:KWLSHmD1qDlckZbDk/Ci81sUKh6TwGZyKBk8jvIPPJtH6ovlTjIbrJMjg1dAeREtYiE0/tfzfx9zWCWsKQyv5cTH2kmIZ9wN2o8Uu89xzoIrO4DRKIi7qGab7j7uLFuPwIa1dcEn0htXJw8UCzDnIvLczVt2sxIJBpdcZwmo/owD7pT6j89QzY1bxAFDxFhB6noqKvHN3pNOe+0jlsxX0ErTOiDI5x13eOeuzDVayGBol7a88Wcj19cHHrIOh6vf; 25:Nsurs42llVs8zf0DH7wOf2M1YqDZo0oV3Id7n0TyqabAPHmuwF8ulGY5Fk3HGuzxbT3pdgNeSw4fAWO5qLRRqgKxBSkDZFs1vgHlUFVhbaZO3hhl6PFPVtlR/1ECi6SxAOL79NBi+P8zPNYCklleBh3WEVYDGh2YPALOlHXnWJs3dZUa2MqX5WOSohRGReFO53EmPfnOMJsUXJc0Oc0j9W5dNyeknBL+lPhNAXVAqBD95iGbWoJCvniQoCOTqs9BUecZ3DxTrfIaLFmW6tOhES8vgVs90nr70dfkCwwrK9PlMT8hXZ2CtAdBSZRGRwk3hC617JPmGYn7Xymga05GxQ==; 31:QzXTaovpSaXEgWLg1ACG7pg6/qCMmDmmeO2c6/hCXxupP3AuVy1mM3BiXwFoF5QQmSH6UNatY21U2shkNf7YBk08GF2vccA9xNg3C6WY4fEfrAEUkOD1Ki2S7sSY7+TkQGqS6X0aUZU/H1sNS3kIEfWgqgPH9kV1r84Z6iayBZeRkKaS2GBwGvkbHbR68PEPANhFo9N9+Er+TbK8RLoGkBxbt084HQuc/5s+88qyDvY= X-MS-TrafficTypeDiagnostic: VI1PR04MB1008: X-Microsoft-Exchange-Diagnostics: 1; VI1PR04MB1008; 20:8d038rhRGTmKbfUt2jTdKd96nxJEtPYL6GCVhQuPef43eySMRfiyNlTMi50LJdzf7cawAisgV31G6UGdYTmEpTnwzppuVI+gNQ74++6JzeWiyYHQofwYZwh6PqdY20rF447xwUx4ypRy/UEenisuc3ZokrAtMBOscAIuqcNPHATwfyhgN3GJ7pt6tAG/f4tKFqxijNL4d2JqAKPVZKZRtVKabXJm0M02UDRMPHTgCxy04a71SSmW8BgyXCbSB8Q5t9LVv9kq88svWSurMbU9snchNcd92aMwQko2xm5i+qmhsuvSymP2RQh5Pjp4e7hjy44XfooYIz98duIx4z3c86IvauyfHyxRFPSJXaz7+KFY02jgMz1sH9hW6Ga8LrKA0uN/BmjGOCTUUypH4gVjVB8r2/qCUw6Vu/W5oKMZJjSRbjvK+oRET8H241qcQ6E9fwSDsNdEOIFbF9lwISavGTawwuIVd5H5TcZiezqdF9YZY29B5ye9oaIEZo93i6Wu; 4:k88XKbx2xsOJlNJEbQejwGTguzrZn4/Zw4hq0+eWD7uocGDbJ3xpATeY8ljJ+s2yz7NCPry06s3b+IeEmwpFjHqyHNyzcdSkfV11gMBkR31cLxGO4eP5zPctzq+VRctG0G2TNxjyrldqaFqwCQM4/l23E4/3DjL/5S90bwsEeW4zpfBeEK+fz2WEKnoJmcWezebuLU4177WHitA2YzVqC400sLSkHjRGmqHluwpDSzom29mP/5JuI7vU8ZI7kAkXrvIY9gT/wsD0W9XT+psslwuQb64Ox2e3JDzB/HqDzrIRKD7SmvG4pdTtAYYD29mH X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(185117386973197); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(6040501)(2401047)(8121501046)(5005006)(93006095)(93001095)(10201501046)(3002001)(3231101)(944501161)(6055026)(6041288)(20161123558120)(20161123564045)(20161123560045)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(6072148)(201708071742011); SRVR:VI1PR04MB1008; BCL:0; PCL:0; RULEID:; SRVR:VI1PR04MB1008; X-Forefront-PRVS: 0585417D7B X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(346002)(376002)(39380400002)(396003)(39860400002)(366004)(199004)(189003)(86362001)(6486002)(8676002)(76176011)(36756003)(53376002)(966005)(4326008)(6116002)(7736002)(386003)(68736007)(186003)(26005)(53936002)(305945005)(16526019)(81156014)(3846002)(6506007)(478600001)(50226002)(16586007)(8936002)(2950100002)(316002)(2906002)(59450400001)(25786009)(97736004)(50466002)(48376002)(105586002)(52116002)(47776003)(81166006)(51416003)(5660300001)(6666003)(106356001)(66066001)(54906003)(6306002)(6512007)(19627235001); DIR:OUT; SFP:1101; SCL:1; SRVR:VI1PR04MB1008; H:idcbfarm.ap.freescale.net; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; LANG:en; Received-SPF: None (protection.outlook.com: nxp.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; VI1PR04MB1008; 23:3M0aiFsLvUwRQIhI5LX68p5vcTqxPgp+qGEjxiytc?= =?us-ascii?Q?f5nv1f3etEjTJWhWmSFBcE90Xva9Ls0juUeT2ViQJ8hCElyHEOEoETvX0rAQ?= =?us-ascii?Q?8qOZNBB06iP4Jm0xF3U/qGIm6YOlhPdiETMoxZBQU2ujio9dQQ9U09pgTBIV?= =?us-ascii?Q?vcJfmYVeHYnvyfm9LrRsRrshupddEr2X/5uQvRNJp1XFDVud8wyd1e00XL70?= =?us-ascii?Q?WFcEbI1Kt9Ieu4v/fnoMlyMH8NnpUfsJsDWNOIurYb04HGNibnaOO1QQ3exy?= =?us-ascii?Q?Z0a2ivszVlI2Q9TuOKo0FUkLaf0vCH89QhcqHGYGjVNoiLdMktfMhSgec+OV?= =?us-ascii?Q?6Hn4WrRbR2ugCan6nc4uGhRPCvipgicgjtJZbNZfxWasZnrpuWqCwnECx/0E?= =?us-ascii?Q?p77TfE/Ydb5dHNDM33W+rl7uWQp251+grQfkknj8QqSqJhaohnRBOFvi6ljx?= =?us-ascii?Q?FdYpGr6YhzF7Qbz43F+ty0JdmKI5154ejVfxYtPxojwXXG9C9Fzik7azPE+E?= =?us-ascii?Q?aH4S7uqMwDpFaUI5pd710VO4zhYqRSVX03ju3grhT1nn6cYtAQHl9mMNu4YV?= =?us-ascii?Q?O97akdwZPlOuTwpjdjvP4IcC7IJihClmvYIETSYsmyCkO2NrXrHOam4NVeJ0?= =?us-ascii?Q?DHLl0FFtD4iG8xAilCpFbfqA9Y37QMQMDjnqRZsjgKXN5jB2hpQ6abTLkUvD?= =?us-ascii?Q?/18/RoJ6M17sLIR0X4F1puE72P0eScHgSdgRa2c3y7b9OGLfwiBZWiQtRLzE?= =?us-ascii?Q?yhrfQUlS/x4zrTm4sFVl5NHy+dMrESJtPAsttghPUT/fjUKa/4Zjya/BnFfG?= =?us-ascii?Q?4Y3IPnHOxpyXITHWJE6LBdSRBrVtpYQ/rH33DnR+Q2oFvhDzTlvwkOJ99ULO?= =?us-ascii?Q?CVNexdMWXkn52lPxsQvXckaBeoijvNH3by1vhCokokhv8NOjo6j8EYyI/Rq9?= =?us-ascii?Q?BJix1QBliAqIsQXT6fmJbzcRe6H9WRy+i3uiz9FdDa6PabCIFJP3tzyaoQX0?= =?us-ascii?Q?XGEYZ+hq2UPp1spfwi0ylbHsBHZcqrtxPUApLflu/ICYwVhPbw2qBSNkFpAj?= =?us-ascii?Q?RxgBj/lCnME9Hcx/XC18gFkdXq/RlNIrISpF4bdLDder1IY96VB7/9SqSck/?= =?us-ascii?Q?P4JTZM7hQQU6MAxgdiZrR/CaLm6KBT4+WXBZ665AdczWZt2ZUmFb8sulYTO6?= =?us-ascii?Q?vRh5HBuBJXz+rKoE7Iw0Ns60miR0OxpcygR?= X-Microsoft-Exchange-Diagnostics: 1; VI1PR04MB1008; 6:th3EdnRW7vU/kjck0jzPHK78K+hzBd4hAeDZvQTdAy1I90HJuMdBQ32D3FrJYHjQKbqGqi0FA9d5W5DQrBj5wpVbvgrngNsYEYr8fqu9kV4EytmlsYP+JFwX2SrUQj38yp4HqVqNOZTgM5iR01TRue6o5N0rN7mFGL59ybSUpE8Ka/UdRwsFr9hq5IzI27Ljn8Xv0k+FbMMX+WCrsTvqJ7nxFRg/6V56wv7lyqfZD4XVo9P8/px41WWGDsGLNGS7JI8drtXlii7jw0PVrMVgjy60mSGx+rj069SzUtGxw6jyFaO714VyV9Jli40LPl8oh85MeQgH1ZZ19GQCyDof6LDwj7UVBOXp2IKnd09+BOc=; 5:tmQDtFsO/AdHHKCSDjEE3v4CrBj1N3ms23Pf18/sFY4szujoEu5ebD9ik3jMrMisV27fOYBFZactLiCq2h9a3/rTe+/u0vu8GRcB7v6rlMAyld1uk3/ZUJ/+H8oqWB+ZqmF/h7NlN0F3TFiMwZMW8I+PMxEsngeSshNGFQ+2lSM=; 24:p6GWSTzLpKvrPvFvouVPCAbFYuIlu24XQL7DbRRAtK38hLVIbYU9B4yqrozmZYlm+3gbw2KUu/ol89umBbOtvAaOg6B76eKq5HW78YhGBUA=; 7:A2tjX7f76dB5RNCE2HAphJ1M+gQ5GnQXq4QELFJbep6fGVJyXEE0zPb4h2Ds9FiHvqWiYJajgrm2v6Cex0TG47JSzEDcUF0pIiAqyRhviUWXsMLyaL/oW1Q4e+ix6TwevtEmMnKdN+CXNiX2gYIo1Ydmk/RjEGIHzWjuLHt+/yD8lRm5ys4dDexsdpgcb8Gzh99OgOtd75wK8TYUNtqLzODOYrgh+fAF7a42D6XK2KkVzk0GXqlfEpF853WM+sck SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: nxp.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Feb 2018 08:54:53.1235 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: bd272b10-cf53-43f0-7bb7-08d5751af3e6 X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635 X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB1008 Subject: [PATCH edk2-platforms 32/39] Silicon/NXP: Implement PciSegmentLib to support multiple RCs X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 16 Feb 2018 08:49:07 -0000 Content-Type: text/plain From: Vabhav Multiple root complex support is not provided by standard library PciLib/PciExpressLib/PciSegmentLib, Reimplementing it and provide function for reading/writing into PCIe configuration Space. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Vabhav Signed-off-by: Meenakshi Aggarwal --- Silicon/NXP/Include/Pcie.h | 143 +++++ Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.c | 604 +++++++++++++++++++++ .../NXP/Library/PciSegmentLib/PciSegmentLib.inf | 41 ++ 3 files changed, 788 insertions(+) create mode 100644 Silicon/NXP/Include/Pcie.h create mode 100644 Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.c create mode 100644 Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.inf diff --git a/Silicon/NXP/Include/Pcie.h b/Silicon/NXP/Include/Pcie.h new file mode 100644 index 0000000..a7e6f9b --- /dev/null +++ b/Silicon/NXP/Include/Pcie.h @@ -0,0 +1,143 @@ +/** @file + PCI memory configuration for NXP + + Copyright 2018 NXP + + This program and the accompanying materials are licensed and made available + under the terms and conditions of the BSD License which accompanies this + distribution. The full text of the license may be found at + http://opensource.org/licenses/bsd-license.php. + + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, WITHOUT + WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. + +**/ + +#ifndef __PCI_H__ +#define __PCI_H__ + +// Segment 0 +#define PCI_SEG0_NUM 0 + +#define PCI_SEG0_BUSNUM_MIN 0x0 +#define PCI_SEG0_BUSNUM_MAX 0xff + +#define PCI_SEG0_PORTIO_MIN 0x0 +#define PCI_SEG0_PORTIO_MAX 0xffff + +#define PCI_SEG0_MMIO32_MIN 0x40000000 +#define PCI_SEG0_MMIO32_MAX 0x4fffffff +#define PCI_SEG0_MMIO64_MIN PCI_SEG0_MMIO_MEMBASE + SEG_MEM_SIZE +#define PCI_SEG0_MMIO64_MAX PCI_SEG0_MMIO_MEMBASE + SEG_MEM_LIMIT +#define PCI_SEG0_MMIO_MEMBASE FixedPcdGet64 (PcdPciExp1BaseAddr) + +#define PCI_SEG0_DBI_BASE 0x03400000 + +// Segment 1 +#define PCI_SEG1_NUM 1 + +#define PCI_SEG1_BUSNUM_MIN 0x0 +#define PCI_SEG1_BUSNUM_MAX 0xff + +#define PCI_SEG1_PORTIO_MIN 0x10000 +#define PCI_SEG1_PORTIO_MAX 0x1ffff + +#define PCI_SEG1_MMIO32_MIN 0x50000000 +#define PCI_SEG1_MMIO32_MAX 0x5fffffff +#define PCI_SEG1_MMIO64_MIN PCI_SEG1_MMIO_MEMBASE + SEG_MEM_SIZE +#define PCI_SEG1_MMIO64_MAX PCI_SEG1_MMIO_MEMBASE + SEG_MEM_LIMIT +#define PCI_SEG1_MMIO_MEMBASE FixedPcdGet64 (PcdPciExp2BaseAddr) + +#define PCI_SEG1_DBI_BASE 0x03500000 + +// Segment 2 +#define PCI_SEG2_NUM 2 + +#define PCI_SEG2_BUSNUM_MIN 0x0 +#define PCI_SEG2_BUSNUM_MAX 0xff + +#define PCI_SEG2_PORTIO_MIN 0x20000 +#define PCI_SEG2_PORTIO_MAX 0x2ffff + +#define PCI_SEG2_MMIO32_MIN 0x60000000 +#define PCI_SEG2_MMIO32_MAX 0x6fffffff +#define PCI_SEG2_MMIO64_MIN PCI_SEG2_MMIO_MEMBASE + SEG_MEM_SIZE +#define PCI_SEG2_MMIO64_MAX PCI_SEG2_MMIO_MEMBASE + SEG_MEM_LIMIT +#define PCI_SEG2_MMIO_MEMBASE FixedPcdGet64 (PcdPciExp3BaseAddr) + +#define PCI_SEG2_DBI_BASE 0x03600000 + +// Segment 3 +#define PCI_SEG3_NUM 3 + +#define PCI_SEG3_BUSNUM_MIN 0x0 +#define PCI_SEG3_BUSNUM_MAX 0xff + +#define PCI_SEG3_PORTIO_MIN 0x30000 +#define PCI_SEG3_PORTIO_MAX 0x3ffff + +#define PCI_SEG3_MMIO32_MIN 0x70000000 +#define PCI_SEG3_MMIO32_MAX 0x7fffffff +#define PCI_SEG3_MMIO64_MIN PCI_SEG3_MMIO_MEMBASE + SEG_MEM_SIZE +#define PCI_SEG3_MMIO64_MAX PCI_SEG3_MMIO_MEMBASE + SEG_MEM_LIMIT +#define PCI_SEG3_MMIO_MEMBASE FixedPcdGet64 (PcdPciExp4BaseAddr) + +#define PCI_SEG3_DBI_BASE 0x03700000 + +// Segment configuration +#define SEG_CFG_SIZE 0x00001000 +#define SEG_CFG_BUS 0x00000000 +#define SEG_MEM_SIZE 0x40000000 +#define SEG_MEM_LIMIT 0x7fffffff +#define SEG_MEM_BUS 0x40000000 +#define SEG_IO_SIZE 0x00010000 +#define SEG_IO_BUS 0x00000000 +#define PCI_BASE_DIFF 0x800000000 +#define PCI_DBI_SIZE_DIFF 0x100000 +#define PCI_SEG0_PHY_CFG0_BASE PCI_SEG0_MMIO_MEMBASE +#define PCI_SEG0_PHY_CFG1_BASE PCI_SEG0_PHY_CFG0_BASE + SEG_CFG_SIZE +#define PCI_SEG0_PHY_MEM_BASE PCI_SEG0_MMIO64_MIN +#define PCI_SEG0_PHY_IO_BASE PCI_SEG0_MMIO_MEMBASE + SEG_IO_SIZE + +// iATU configuration +#define IATU_VIEWPORT_OFF 0x900 +#define IATU_VIEWPORT_OUTBOUND 0 + +#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0 0x904 +#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_MEM 0x0 +#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_IO 0x2 +#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG0 0x4 +#define IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE_CFG1 0x5 + +#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0 0x908 +#define IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN BIT31 + +#define IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 0x90C +#define IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 0x910 +#define IATU_LIMIT_ADDR_OFF_OUTBOUND_0 0x914 +#define IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 0x918 +#define IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 0x91C + +#define IATU_REGION_INDEX0 0x0 +#define IATU_REGION_INDEX1 0x1 +#define IATU_REGION_INDEX2 0x2 +#define IATU_REGION_INDEX3 0x3 + +// PCIe Controller configuration +#define NUM_PCIE_CONTROLLER FixedPcdGet32 (PcdNumPciController) +#define PCI_LUT_DBG FixedPcdGet32 (PcdPcieLutDbg) +#define PCI_LUT_BASE FixedPcdGet32 (PcdPcieLutBase) +#define LTSSM_STATE_MASK 0x3f +#define LTSSM_PCIE_L0 0x11 +#define PCI_LINK_CAP 0x7c +#define PCI_LINK_SPEED_MASK 0xf +#define PCI_CLASS_BRIDGE_PCI 0x6040010 +#define PCI_CLASS_DEVICE 0x8 +#define PCI_DBI_RO_WR_EN 0x8bc +#define PCI_BASE_ADDRESS_0 0x10 + +VOID GetSerdesProtocolMaps (UINT64 *); + +BOOLEAN IsSerDesLaneProtocolConfigured (UINT64, UINT16); + +#endif diff --git a/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.c b/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.c new file mode 100644 index 0000000..acb614d --- /dev/null +++ b/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.c @@ -0,0 +1,604 @@ +/** @file + PCI Segment Library for NXP SoCs with multiple RCs + + Copyright 2018 NXP + + This program and the accompanying materials are + licensed and made available under the terms and conditions of + the BSD License which accompanies this distribution. The full + text of the license may be found at + http://opensource.org/licenses/bsd-license.php. + + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. + +**/ + +#include +#include +#include +#include +#include +#include +#include + +typedef enum { + PciCfgWidthUint8 = 0, + PciCfgWidthUint16, + PciCfgWidthUint32, + PciCfgWidthMax +} PCI_CFG_WIDTH; + +/** + Assert the validity of a PCI Segment address. + A valid PCI Segment address should not contain 1's in bits 28..31 and 48..63 + + @param A The address to validate. + @param M Additional bits to assert to be zero. + +**/ +#define ASSERT_INVALID_PCI_SEGMENT_ADDRESS(A,M) \ + ASSERT (((A) & (0xffff0000f0000000ULL | (M))) == 0) + +/** + Function to return PCIe Physical Address(PCIe view) or Controller + Address(CPU view) for different RCs + + @param Address Address passed from bus layer. + @param Segment Segment number for Root Complex. + + @return Return PCIe CPU or Controller address. + +**/ +STATIC +UINT64 +PciSegmentLibGetConfigBase ( + IN UINT64 Address, + IN UINT16 Segment + ) +{ + + switch (Segment) { + // Root Complex 1 + case PCI_SEG0_NUM: + // Reading bus number(bits 20-27) + if ((Address >> 20) & 1) { + return PCI_SEG0_MMIO_MEMBASE; + } else { + // On Bus 0 RCs are connected + return PCI_SEG0_DBI_BASE; + } + // Root Complex 2 + case PCI_SEG1_NUM: + // Reading bus number(bits 20-27) + if ((Address >> 20) & 1) { + return PCI_SEG1_MMIO_MEMBASE; + } else { + // On Bus 0 RCs are connected + return PCI_SEG1_DBI_BASE; + } + // Root Complex 3 + case PCI_SEG2_NUM: + // Reading bus number(bits 20-27) + if ((Address >> 20) & 1) { + return PCI_SEG2_MMIO_MEMBASE; + } else { + // On Bus 0 RCs are connected + return PCI_SEG2_DBI_BASE; + } + // Root Complex 4 + case PCI_SEG3_NUM: + // Reading bus number(bits 20-27) + if ((Address >> 20) & 1) { + return PCI_SEG3_MMIO_MEMBASE; + } else { + // On Bus 0 RCs are connected + return PCI_SEG3_DBI_BASE; + } + default: + return 0; + } + +} + +/** + Internal worker function to read a PCI configuration register. + + @param Address The address that encodes the Segment, PCI Bus, Device, + Function and Register. + @param Width The width of data to read + + @return The value read from the PCI configuration register. + +**/ +STATIC +UINT32 +PciSegmentLibReadWorker ( + IN UINT64 Address, + IN PCI_CFG_WIDTH Width + ) +{ + UINT64 Base; + UINT16 Offset; + UINT16 Segment; + + // + // Reading Segment number(47-32) bits in Address + // + Segment = (Address >> 32); + // + // Reading Function(12-0) bits in Address + // + Offset = (Address & 0xfff ); + + Base = PciSegmentLibGetConfigBase (Address, Segment); + + // + // ignore devices > 0 on bus 0 + // + if ((Address & 0xff00000) == 0 && (Address & 0xf8000) != 0) { + return MAX_UINT32; + } + + // + // ignore device > 0 on bus 1 + // + if ((Address & 0xfe00000) == 0 && (Address & 0xf8000) != 0) { + return MAX_UINT32; + } + + switch (Width) { + case PciCfgWidthUint8: + return MmioRead8 (Base + (UINT8)Offset); + case PciCfgWidthUint16: + return MmioRead16 (Base + (UINT16)Offset); + case PciCfgWidthUint32: + return MmioRead32 (Base + (UINT32)Offset); + default: + ASSERT (FALSE); + } + + return CHAR_NULL; +} + +/** + Internal worker function to writes a PCI configuration register. + + @param Address The address that encodes the Segment, PCI Bus, Device, + Function and Register. + @param Width The width of data to write + @param Data The value to write. + + @return The value written to the PCI configuration register. + +**/ +STATIC +UINT32 +PciSegmentLibWriteWorker ( + IN UINT64 Address, + IN PCI_CFG_WIDTH Width, + IN UINT32 Data + ) +{ + UINT64 Base; + UINT32 Offset; + UINT16 Segment; + + // + // Reading Segment number(47-32 bits) in Address + Segment = (Address >> 32); + // + // Reading Function(12-0 bits) in Address + // + Offset = (Address & 0xfff ); + + Base = PciSegmentLibGetConfigBase (Address, Segment); + + // + // ignore devices > 0 on bus 0 + // + if ((Address & 0xff00000) == 0 && (Address & 0xf8000) != 0) { + return Data; + } + + // + // ignore device > 0 on bus 1 + // + if ((Address & 0xfe00000) == 0 && (Address & 0xf8000) != 0) { + return MAX_UINT32; + } + + switch (Width) { + case PciCfgWidthUint8: + MmioWrite8 (Base + (UINT8)Offset, Data); + break; + case PciCfgWidthUint16: + MmioWrite16 (Base + (UINT16)Offset, Data); + break; + case PciCfgWidthUint32: + MmioWrite32 (Base + (UINT16)Offset, Data); + break; + default: + ASSERT (FALSE); + } + + return Data; +} + +/** + Register a PCI device so PCI configuration registers may be accessed after + SetVirtualAddressMap(). + + If any reserved bits in Address are set, then ASSERT(). + + @param Address The address that encodes the PCI Bus, Device, + Function and Register. + + @retval RETURN_SUCCESS The PCI device was registered for runtime access. + @retval RETURN_UNSUPPORTED An attempt was made to call this function + after ExitBootServices(). + @retval RETURN_UNSUPPORTED The resources required to access the PCI device + at runtime could not be mapped. + @retval RETURN_OUT_OF_RESOURCES There are not enough resources available to + complete the registration. + +**/ +RETURN_STATUS +EFIAPI +PciSegmentRegisterForRuntimeAccess ( + IN UINTN Address + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 0); + return RETURN_UNSUPPORTED; +} + +/** + Reads an 8-bit PCI configuration register. + + Reads and returns the 8-bit PCI configuration register specified by Address. + + If any reserved bits in Address are set, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, Function, + and Register. + + @return The 8-bit PCI configuration register specified by Address. + +**/ +UINT8 +EFIAPI +PciSegmentRead8 ( + IN UINT64 Address + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 0); + + return (UINT8) PciSegmentLibReadWorker (Address, PciCfgWidthUint8); +} + +/** + Writes an 8-bit PCI configuration register. + + Writes the 8-bit PCI configuration register specified by Address with the value specified by Value. + Value is returned. This function must guarantee that all PCI read and write operations are serialized. + + If any reserved bits in Address are set, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, Function, and Register. + @param Value The value to write. + + @return The value written to the PCI configuration register. + +**/ +UINT8 +EFIAPI +PciSegmentWrite8 ( + IN UINT64 Address, + IN UINT8 Value + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 0); + + return (UINT8) PciSegmentLibWriteWorker (Address, PciCfgWidthUint8, Value); +} + +/** + Reads a 16-bit PCI configuration register. + + Reads and returns the 16-bit PCI configuration register specified by Address. + + If any reserved bits in Address are set, then ASSERT(). + If Address is not aligned on a 16-bit boundary, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, Function, and Register. + + @return The 16-bit PCI configuration register specified by Address. + +**/ +UINT16 +EFIAPI +PciSegmentRead16 ( + IN UINT64 Address + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 1); + + return (UINT16) PciSegmentLibReadWorker (Address, PciCfgWidthUint16); +} + +/** + Writes a 16-bit PCI configuration register. + + Writes the 16-bit PCI configuration register specified by Address with the + value specified by Value. + + Value is returned. + + If any reserved bits in Address are set, then ASSERT(). + If Address is not aligned on a 16-bit boundary, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, Function, and Register. + @param Value The value to write. + + @return The parameter of Value. + +**/ +UINT16 +EFIAPI +PciSegmentWrite16 ( + IN UINT64 Address, + IN UINT16 Value + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 1); + + return (UINT16) PciSegmentLibWriteWorker (Address, PciCfgWidthUint16, Value); +} + +/** + Reads a 32-bit PCI configuration register. + + Reads and returns the 32-bit PCI configuration register specified by Address. + + If any reserved bits in Address are set, then ASSERT(). + If Address is not aligned on a 32-bit boundary, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, Function, + and Register. + + @return The 32-bit PCI configuration register specified by Address. + +**/ +UINT32 +EFIAPI +PciSegmentRead32 ( + IN UINT64 Address + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 3); + + return PciSegmentLibReadWorker (Address, PciCfgWidthUint32); +} + +/** + Writes a 32-bit PCI configuration register. + + Writes the 32-bit PCI configuration register specified by Address with the + value specified by Value. + + Value is returned. + + If any reserved bits in Address are set, then ASSERT(). + If Address is not aligned on a 32-bit boundary, then ASSERT(). + + @param Address The address that encodes the PCI Segment, Bus, Device, + Function, and Register. + @param Value The value to write. + + @return The parameter of Value. + +**/ +UINT32 +EFIAPI +PciSegmentWrite32 ( + IN UINT64 Address, + IN UINT32 Value + ) +{ + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (Address, 3); + + return PciSegmentLibWriteWorker (Address, PciCfgWidthUint32, Value); +} + +/** + Reads a range of PCI configuration registers into a caller supplied buffer. + + Reads the range of PCI configuration registers specified by StartAddress and + Size into the buffer specified by Buffer. This function only allows the PCI + configuration registers from a single PCI function to be read. Size is + returned. + + If any reserved bits in StartAddress are set, then ASSERT(). + If ((StartAddress & 0xFFF) + Size) > 0x1000, then ASSERT(). + If Size > 0 and Buffer is NULL, then ASSERT(). + + @param StartAddress The starting address that encodes the PCI Segment, Bus, + Device, Function and Register. + @param Size The size in bytes of the transfer. + @param Buffer The pointer to a buffer receiving the data read. + + @return Size + +**/ +UINTN +EFIAPI +PciSegmentReadBuffer ( + IN UINT64 StartAddress, + IN UINTN Size, + OUT VOID *Buffer + ) +{ + UINTN ReturnValue; + + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (StartAddress, 0); + // 0xFFF is used as limit for 4KB config space + ASSERT (((StartAddress & 0xFFF) + Size) <= SIZE_4KB); + + if (Size == 0) { + return Size; + } + + ASSERT (Buffer != NULL); + + // + // Save Size for return + // + ReturnValue = Size; + + if ((StartAddress & BIT0) != 0) { + // + // Read a byte if StartAddress is byte aligned + // + *(volatile UINT8 *)Buffer = PciSegmentRead8 (StartAddress); + StartAddress += sizeof (UINT8); + Size -= sizeof (UINT8); + Buffer = (UINT8*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT16) && (StartAddress & BIT1) != 0) { + // + // Read a word if StartAddress is word aligned + // + WriteUnaligned16 (Buffer, PciSegmentRead16 (StartAddress)); + StartAddress += sizeof (UINT16); + Size -= sizeof (UINT16); + Buffer = (UINT16*)Buffer + BIT0; + } + + while (Size >= sizeof (UINT32)) { + // + // Read as many double words as possible + // + WriteUnaligned32 (Buffer, PciSegmentRead32 (StartAddress)); + StartAddress += sizeof (UINT32); + Size -= sizeof (UINT32); + Buffer = (UINT32*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT16)) { + // + // Read the last remaining word if exist + // + WriteUnaligned16 (Buffer, PciSegmentRead16 (StartAddress)); + StartAddress += sizeof (UINT16); + Size -= sizeof (UINT16); + Buffer = (UINT16*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT8)) { + // + // Read the last remaining byte if exist + // + *(volatile UINT8 *)Buffer = PciSegmentRead8 (StartAddress); + } + + return ReturnValue; +} + + +/** + Copies the data in a caller supplied buffer to a specified range of PCI + configuration space. + + Writes the range of PCI configuration registers specified by StartAddress and + Size from the buffer specified by Buffer. This function only allows the PCI + configuration registers from a single PCI function to be written. Size is + returned. + + If any reserved bits in StartAddress are set, then ASSERT(). + If ((StartAddress & 0xFFF) + Size) > 0x1000, then ASSERT(). + If Size > 0 and Buffer is NULL, then ASSERT(). + + @param StartAddress The starting address that encodes the PCI Segment, Bus, + Device, Function and Register. + @param Size The size in bytes of the transfer. + @param Buffer The pointer to a buffer containing the data to write. + + @return The parameter of Size. + +**/ +UINTN +EFIAPI +PciSegmentWriteBuffer ( + IN UINT64 StartAddress, + IN UINTN Size, + IN VOID *Buffer + ) +{ + UINTN ReturnValue; + + ASSERT_INVALID_PCI_SEGMENT_ADDRESS (StartAddress, 0); + // 0xFFF is used as limit for 4KB config space + ASSERT (((StartAddress & 0xFFF) + Size) <= SIZE_4KB); + + if (Size == 0) { + return Size; + } + + ASSERT (Buffer != NULL); + + // + // Save Size for return + // + ReturnValue = Size; + + if ((StartAddress & BIT0) != 0) { + // + // Write a byte if StartAddress is byte aligned + // + PciSegmentWrite8 (StartAddress, *(UINT8*)Buffer); + StartAddress += sizeof (UINT8); + Size -= sizeof (UINT8); + Buffer = (UINT8*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT16) && (StartAddress & BIT1) != 0) { + // + // Write a word if StartAddress is word aligned + // + PciSegmentWrite16 (StartAddress, ReadUnaligned16 (Buffer)); + StartAddress += sizeof (UINT16); + Size -= sizeof (UINT16); + Buffer = (UINT16*)Buffer + BIT0; + } + + while (Size >= sizeof (UINT32)) { + // + // Write as many double words as possible + // + PciSegmentWrite32 (StartAddress, ReadUnaligned32 (Buffer)); + StartAddress += sizeof (UINT32); + Size -= sizeof (UINT32); + Buffer = (UINT32*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT16)) { + // + // Write the last remaining word if exist + // + PciSegmentWrite16 (StartAddress, ReadUnaligned16 (Buffer)); + StartAddress += sizeof (UINT16); + Size -= sizeof (UINT16); + Buffer = (UINT16*)Buffer + BIT0; + } + + if (Size >= sizeof (UINT8)) { + // + // Write the last remaining byte if exist + // + PciSegmentWrite8 (StartAddress, *(UINT8*)Buffer); + } + + return ReturnValue; +} diff --git a/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.inf b/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.inf new file mode 100644 index 0000000..1ac83d4 --- /dev/null +++ b/Silicon/NXP/Library/PciSegmentLib/PciSegmentLib.inf @@ -0,0 +1,41 @@ +## @file +# PCI Segment Library for NXP SoCs with multiple RCs +# +# Copyright 2018 NXP +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php. +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +# +## + +[Defines] + INF_VERSION = 0x0001001A + BASE_NAME = PciSegmentLib + FILE_GUID = c9f59261-5a60-4a4c-82f6-1f520442e100 + MODULE_TYPE = BASE + VERSION_STRING = 1.0 + LIBRARY_CLASS = PciSegmentLib + +[Sources] + PciSegmentLib.c + +[Packages] + MdePkg/MdePkg.dec + Silicon/NXP/NxpQoriqLs.dec + +[LibraryClasses] + BaseLib + DebugLib + IoLib + PcdLib + +[Pcd] + gNxpQoriqLsTokenSpaceGuid.PcdPciExp1BaseAddr + gNxpQoriqLsTokenSpaceGuid.PcdPciExp2BaseAddr + gNxpQoriqLsTokenSpaceGuid.PcdPciExp3BaseAddr + gNxpQoriqLsTokenSpaceGuid.PcdPciExp4BaseAddr -- 1.9.1