From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4010:c07::241; helo=mail-lf0-x241.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf0-x241.google.com (mail-lf0-x241.google.com [IPv6:2a00:1450:4010:c07::241]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 656712096F343 for ; Sun, 3 Jun 2018 22:29:59 -0700 (PDT) Received: by mail-lf0-x241.google.com with SMTP id v135-v6so23159698lfa.9 for ; Sun, 03 Jun 2018 22:29:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=7owqlyK/hg0WMH7t3lCecUqofZmTtAjF6MRxd4nmAHw=; b=1AJ5OF5qkm/qmp3+6LUGUaAIbduUtMP39p9OAW45wBxhs9NL8asQbEoQulzkdi7Mqx 31S+iLXyvThRRLHdimT4/i6g1u8y7uZEewfAyjNTVM3h3ozuyxrj+yj/k2Sx1JiiojS1 JqsXjCivwgR1YthcYf9IeXF0wz4wPSFv9KmNGSD2p6w4mjiATqmYyOBozDhkwjy6PmE8 bRitRmoQuJ7+tAp6ur7K2IYyWa/qQ4W8O4Jx/9wYsFu+xL1BQwIyAmlbaaINosvmlZzY 67JjTJcrmWsXFRZGHLp5VCp7kowMR79d3GqYKkQnaJEww0RfHZVjW0xmS0OeS8ODbwu/ UlQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=7owqlyK/hg0WMH7t3lCecUqofZmTtAjF6MRxd4nmAHw=; b=c/fFLSWsSo3DUF4rC9DKxSN3CPGz7m3jtjWDy6TbAMJx8z1LaVJDnZOTSmh0xdaAS8 hcYo+aF2oiM6xirCmGRr+UKU39P+obPXL7kVqha4xmNMu/7u0ypq+AX2Ex3GYQA+SaKO 7PdJ6vOra0gn1Dcs3RLe+9LAUIQ6Qr4OBLGNFwQ57KmiXWXr6V8OO8dMIp1tTCZqxf+d yHFd2l/HtprxEViZBUhOWYNqQtrBoqj/GbeqTyHySiB6n/yRxuG1P+sJLQFbM9iTGjPL 2JTW7O8iuhcyRKjwjAHQHwgYCtMaWJ2zTxJdFolh7+CUeBmLn3+3kNqorl3uWoYxrQBo TZQw== X-Gm-Message-State: ALKqPwfd5LhoiyR/F5RdbJSi6GEOel12g04WKf4aydpOoZZtpaGisRCO fcH/VY/68mAw+kwDp1K8Db8gF3EpOKk= X-Google-Smtp-Source: ADUXVKLHX8VXe5YWhuI48H0wYIZ4z9sVgYgtORsQr3eFuJfDPM8UOILgouc0EQ0QiAtZN1BQZbEKqw== X-Received: by 2002:a2e:4302:: with SMTP id q2-v6mr14620098lja.55.1528090196158; Sun, 03 Jun 2018 22:29:56 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id v1-v6sm9677204ljg.58.2018.06.03.22.29.54 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 03 Jun 2018 22:29:55 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jinghua@marvell.com, jaz@semihalf.com, davidsn@marvell.com Date: Mon, 4 Jun 2018 07:29:30 +0200 Message-Id: <1528090175-15791-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [platforms PATCH v2 0/5] Armada capsule support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.26 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 04 Jun 2018 05:29:59 -0000 Hi, This is a second version of the Marvell Armada SoCs capsule support. There are 2 main changes - hiding PEI stack and heap base inside reserved DRAM region and introducing Progress API handling. More details can be found in the commit logs and a changelog below. The code is also available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/capsule-upstream-r20180604 I am looking forward to the comments/remarks. Best regards, Marcin Changelog: v1 -> v2: 1/5 * Add RB 2/5 * Move PEI stack base to the end of 2MB region reserved for ARM-TF PSCI 3/5 * New patch adding progress API usage in SPI flash protocol 4/5 * Add PerformFlashWriteWithProgress David Sniatkiwicz (1): Marvell/Armada7k8k: Introduce capsule FW update implementation Marcin Wojtas (4): Marvell/Armada70x0Db: Shift main FV from 0x0 address Marvell/Aramda7k8k: Enable PEI booting stage Marvell/Drivers: MvSpiFlashDxe: Add progress API Marvell/Armada7k8k: Wire up capsule support Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf | 96 +++++- Platform/Marvell/Armada70x0Db/Armada70x0DbCapsule.dsc | 46 +++ Platform/Marvell/Armada70x0Db/Armada70x0DbCapsule.fdf | 70 +++++ Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 81 ++++- Silicon/Marvell/Armada7k8k/Feature/Capsule/PlatformFlashAccessLib/PlatformFlashAccessLib.c | 329 ++++++++++++++++++++ Silicon/Marvell/Armada7k8k/Feature/Capsule/PlatformFlashAccessLib/PlatformFlashAccessLib.inf | 52 ++++ Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.aslc | 81 +++++ Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf | 50 +++ Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptorPei.c | 74 +++++ Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini | 26 ++ Silicon/Marvell/Drivers/Spi/MvSpiFlashDxe/MvSpiFlashDxe.c | 60 ++++ Silicon/Marvell/Include/Protocol/SpiFlash.h | 14 + 12 files changed, 971 insertions(+), 8 deletions(-) create mode 100644 Platform/Marvell/Armada70x0Db/Armada70x0DbCapsule.dsc create mode 100644 Platform/Marvell/Armada70x0Db/Armada70x0DbCapsule.fdf create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/PlatformFlashAccessLib/PlatformFlashAccessLib.c create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/PlatformFlashAccessLib/PlatformFlashAccessLib.inf create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.aslc create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptor.inf create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareDescriptor/SystemFirmwareDescriptorPei.c create mode 100644 Silicon/Marvell/Armada7k8k/Feature/Capsule/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini -- 2.7.4