From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4010:c07::244; helo=mail-lf0-x244.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf0-x244.google.com (mail-lf0-x244.google.com [IPv6:2a00:1450:4010:c07::244]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id F03DA21123892 for ; Fri, 8 Jun 2018 08:35:05 -0700 (PDT) Received: by mail-lf0-x244.google.com with SMTP id n3-v6so20689676lfe.12 for ; Fri, 08 Jun 2018 08:35:05 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=9P2Ae/+7Fp4uwBbJgIw3rhSwymQ+bhresckobLx89xw=; b=IBmFZbz0A+VrvTRFUqgD6Wdeste8HYQaT09iFFOdhYurRjrOHNTmrjUt4HWz+vSFIZ CzsgdC8Ku+9sQ7ytrDuLJslRb3pMnjG6l1/mEHsMzkPjep7BrwpzIucgcxg4BILSJDNM nN9Ohdf8wDXibZ/IN0uNrZRXXjSz+qTZFKMPLm+cgXFR4gRwiSEIf1MbRs48g8j5/eU1 Ax14BtkW5S5r/1S3vdRzpE1B0WOrMuITNjA287Uthc6F6j4O/OoEHnpYSrgq2LGmXCS1 gVmBHRAzD0DECYPABWDDfhMX5I6khtYwfIz8ePHFD0vf9TtXxoPlJ3gkbe6zEk6H3815 rPcQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=9P2Ae/+7Fp4uwBbJgIw3rhSwymQ+bhresckobLx89xw=; b=TGB+GcNnB9A8QRizHbAsbncQi9gjzSDVANaev/oiD9UMCHWVlpNcSc8FrBKUEskInh q5bZdyN9zzDrk3ICUqXNsbANtdZp5h7Q2pgZwppeUDWhtESwCs1DJh1qE0KWQGrwya7f 6KEfNsdNZW1IYK0SrCjhVp+FIAi2BAmX6l7a/MVtbWqMtcO85hvmi3RuCgdrUxm1xbv5 6Is9mEWgZSOOW2G7c1SmOfuNLxlq6K573OU1I+IrtAXsjWVdBo9IpnXkBH63gH4jWfk8 Rzfo375QY+D07OYRIOXJsDdpWMjJaMVDhURqSHf1yTVZCdFatXlgAHOY1Kb0Qp57r8SC pRzQ== X-Gm-Message-State: APt69E20dx8wyrvgY2iiTXbJiY+hmX72gyXMffQpwAE51GsQTykmCpil +C9M2X2SY2/UpLQgrd8rvE3F42sfraQ= X-Google-Smtp-Source: ADUXVKLYZaR+dYC7uyNTtCisE465U5hbA/5jKITACAxIdRzyr1GasysaX4B4nNCtWkDHdVDtBrD2Tg== X-Received: by 2002:a2e:5142:: with SMTP id b2-v6mr4762293lje.30.1528472103940; Fri, 08 Jun 2018 08:35:03 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id v79-v6sm7355396lfd.32.2018.06.08.08.35.02 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 08 Jun 2018 08:35:03 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, jinghua@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com Date: Fri, 8 Jun 2018 17:34:16 +0200 Message-Id: <1528472063-1660-19-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1528472063-1660-1-git-send-email-mw@semihalf.com> References: <1528472063-1660-1-git-send-email-mw@semihalf.com> Subject: [platforms PATCH 18/25] Marvell/Armada7k8k: Extend ArmadaSoCDescLib with MDIO information X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.26 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 08 Jun 2018 15:35:06 -0000 This patch introduces new library callback (ArmadaSoCDescMdioGet ()), which dynamically allocates and fills MV_SOC_MDIO_DESC structure with the SoC description of Mdio controllers. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas Reviewed-by: Hua Jing --- Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 34 ++++++++++++++++++++ Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h | 15 +++++++++ 2 files changed, 49 insertions(+) diff --git a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c index ba44a0c..515ff03 100644 --- a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c +++ b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c @@ -72,6 +72,40 @@ ArmadaSoCDescComPhyGet ( } // +// Platform description of MDIO controllers +// +#define MV_SOC_MDIO_BASE(Cp) MV_SOC_CP_BASE ((Cp)) + 0x12A200 +#define MV_SOC_MDIO_ID(Cp) ((Cp)) + +EFI_STATUS +EFIAPI +ArmadaSoCDescMdioGet ( + IN OUT MV_SOC_MDIO_DESC **MdioDesc, + IN OUT UINT8 *DescCount + ) +{ + MV_SOC_MDIO_DESC *Desc; + UINT8 CpCount = FixedPcdGet8 (PcdMaxCpCount); + UINT8 CpIndex; + + Desc = AllocateZeroPool (CpCount * sizeof (MV_SOC_MDIO_DESC)); + if (Desc == NULL) { + DEBUG ((DEBUG_ERROR, "%a: Cannot allocate memory\n", __FUNCTION__)); + return EFI_OUT_OF_RESOURCES; + } + + for (CpIndex = 0; CpIndex < CpCount; CpIndex++) { + Desc[CpIndex].MdioId = MV_SOC_MDIO_ID (CpIndex); + Desc[CpIndex].MdioBaseAddress = MV_SOC_MDIO_BASE (CpIndex); + } + + *MdioDesc = Desc; + *DescCount = CpCount; + + return EFI_SUCCESS; +} + +// // Platform description of NonDiscoverableDevices // diff --git a/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h b/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h index 791d58b..41d9642 100644 --- a/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h +++ b/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h @@ -37,6 +37,21 @@ ArmadaSoCDescComPhyGet ( ); // +// MDIO +// +typedef struct { + UINT8 MdioId; + UINTN MdioBaseAddress; +} MV_SOC_MDIO_DESC; + +EFI_STATUS +EFIAPI +ArmadaSoCDescMdioGet ( + IN OUT MV_SOC_MDIO_DESC **MdioDesc, + IN OUT UINT8 *DescCount + ); + +// // NonDiscoverable devices SoC description // // AHCI -- 2.7.4