From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::243; helo=mail-lj1-x243.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lj1-x243.google.com (mail-lj1-x243.google.com [IPv6:2a00:1450:4864:20::243]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id D38F5202E5483 for ; Thu, 12 Jul 2018 00:40:50 -0700 (PDT) Received: by mail-lj1-x243.google.com with SMTP id v9-v6so10954812ljk.4 for ; Thu, 12 Jul 2018 00:40:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=SjgKupGMyJ3GnBfSBs1Eda93N2g/1jkar/W4bC6pkMw=; b=l2f2gJeP50Qu2mw1xL4Qc7A1XIfDYxSK8wjkU+UFiUWzI9xaSjHMjCwMVWZmwyIZdy 2Lg/L+Jq+N+aFTTyUCwYnNV0lrXBj+l10GEmDoHGftKnKrC/B9Cmh6wpsSE6Zkvii3P2 MpSM3T5XLdjvBj4Auyuir0N+m+5OBCDgkMgiLQi9zzmMVek2q3euqHcKA3HZ3773rk63 Atipd5YhHwtEydM+oZJsIDPACHT5VIntHhI/FOXTD7ZMiRLCl55/GIXfEdeXFYGFkyaz enKNWlt9faehOFkLzi7bm6+IlgZNQTLnqH+SXO1kRrQXRCAhK4rICK7OSZfxcxs+NcT1 0YQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=SjgKupGMyJ3GnBfSBs1Eda93N2g/1jkar/W4bC6pkMw=; b=AdbdZc2SmM/J7F+Z0Cza59Bo1l3bmRRcF8+NkLd56Su0dbu6WG1BoX+6yvpGSJe6gl wETV2Ohr7QnL53RP4IeK27EXu9utEcpZjP8av7psHqp55l3uwPMLIjMF+nKogPgKwobS 1i05gSm0b+WmqBLa3ltHfz6bRuZGrmF8hYanhBaN8YsYHrzVAi6A1MCUDu8qowNO4WKG iyXqPO2jjQRzjVRlEQCbA9MLeRDJ5zb9sttNzyEtJk3978ddLwfUv0e93uMxJOKBpDsD jXD6xqJ8Ar43AHgVku/if5tzdtgPqxpLnGBJG2QezrbNZ/NmG0kMvxuuSAjaYHGM9QUZ GKaw== X-Gm-Message-State: APt69E1mDpBVbIDIx6Hby3JCs/zOsh829/I/REB94qNnMe77+dVlpp7d 5whukPCYEZ79UmXvqgCFOPNtcFoi1CM= X-Google-Smtp-Source: AAOMgpdtfCQ2szcYzLao5G9hNJ2GY4zpEIS3MicM8GM1KYXDNxnxk9GgY4fkcxDCJd0m7MIj/BfJ+Q== X-Received: by 2002:a2e:6d11:: with SMTP id i17-v6mr19359817ljc.116.1531381247803; Thu, 12 Jul 2018 00:40:47 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id p20-v6sm3367058lji.37.2018.07.12.00.40.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 12 Jul 2018 00:40:47 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, hannah@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com Date: Thu, 12 Jul 2018 09:39:55 +0200 Message-Id: <1531381201-5022-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [platforms: PATCH 0/6] Armada7k8k ICU support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 12 Jul 2018 07:40:51 -0000 Hi, This patchset introduces support for ICU (Interrupt Consolidation Unit) of Armada7k8k SoC family. This unit allows to send a message-based interrupts from the CP110 unit (South Bridge) to the Application Processor hardware block. After dispatching the interrupts in the GIC are generated. A basic version of the library is introduced, that allows to configure a static mapping of the interrupt lanes between CP110 interfaces and GIC. It is required for the cases, where the OS does not support the ICU controller on its own (e.g. ACPI boot). The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/icu-upstream-r20180712 I'm looking forward to review and any comments/remarks. Best regards, Marcin Marcin Wojtas (6): Marvell/Armada70x0Db: Set correct CP110 count Marvell/Library: Introduce ArmadaIcuLib class Marvell/Library: Armada7k8kSoCDescLib: Enable getting CP base address Marvell/Library: Armada7k8kSoCDescLib: Introduce ICU information Marvell/Library: Implement common ArmadaIcuLib Marvell/Armada7k8k: Enable ICU configuration Silicon/Marvell/Marvell.dec | 1 + Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 1 + Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 7 +- Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.inf | 1 + Silicon/Marvell/Library/IcuLib/IcuLib.inf | 38 +++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.h | 12 + Silicon/Marvell/Include/Library/ArmadaIcuLib.h | 45 +++ Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h | 36 +++ Silicon/Marvell/Library/IcuLib/IcuLib.h | 46 +++ Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.c | 2 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 50 ++++ Silicon/Marvell/Library/IcuLib/IcuLib.c | 315 ++++++++++++++++++++ 12 files changed, 552 insertions(+), 2 deletions(-) create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.inf create mode 100644 Silicon/Marvell/Include/Library/ArmadaIcuLib.h create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.h create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.c -- 2.7.4