From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4010:c07::242; helo=mail-lf0-x242.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf0-x242.google.com (mail-lf0-x242.google.com [IPv6:2a00:1450:4010:c07::242]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id AB2EE21BADAB2 for ; Fri, 13 Jul 2018 01:12:26 -0700 (PDT) Received: by mail-lf0-x242.google.com with SMTP id g6-v6so15770416lfb.11 for ; Fri, 13 Jul 2018 01:12:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=W//kY/AhZIgdrigdvjGd9zbZI9SwTOCydxUl/evCAJM=; b=osnvOsIlYv3P0A/lPDytvpkkk3IVGagWT1DXcbF506OMUsoxLb3DG0HYSPq3vcCQDJ SbxBppy5bX2nVUl8bqyhFMzMgV+yAcJJQczUcAHALVqgjrMvu8LDA0vVzzUcI6e3W4vp DxKNlHv3AqJON6gOnJIRzZhnyhhAztmeTlvxbA1m7q5PTFMAHZ8EJDQ1KiSJzwQ1MO52 nKTkLhpk1cnTRwjzLRthrOTMsRX+rZQ2roepFBlGWkM7B2NKsPVLirZJ+lctz2BbY5JE 0M2zDGm3RNayGuWofflaYLNJkxDkF+cWVI8W4MIdrakshfzc9SqIOLpbJpnCSUeeJeSm srkw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=W//kY/AhZIgdrigdvjGd9zbZI9SwTOCydxUl/evCAJM=; b=iK1GZChnfvNhmU8Fac0eERTTFJKsW66xlsuDyMBl6QNAfaAnQcfC6ZglYJLk9k5/Vv 4wWgo93T4OA8QSdo7OWIxDJwVJxFUow9YYjXiPIAT0MV7QifZK2AqjCV+j1/uUZ3U5fy VwyBXy2VOdsmoX3IMlP8Vq7lrRTNJRc1FPEol5+DmYgHT7C+Y4Z9dy3XQPDMWPtp3gTj lGHLv+s0t7AxcmjHuvDdr1TIqcr4YIc7hiLvY+Ag+R4eZ5TJrY2P5bea9GcjM0qqF0D7 ZT9BOlZyyOSz+RQhygbuXha2sjY1Ig7mBwryRRDTufC3B9qT3ME0mxAIPhGANY3e2kDe NCsA== X-Gm-Message-State: AOUpUlHxUuyNTU4r+9/ZXo80WqCarvTdiA//9mSx7K+WaC/wrvICS7wE /8+kiV1LejnZTB43vgHbswJDgkH7ZOM= X-Google-Smtp-Source: AAOMgpfycnbQWyivL28cm5USslM/5W7Us15LQtfKV9y5+OhOgB0L4UN5KsnFHZ39sAIrkQbGAgyzxg== X-Received: by 2002:a19:8f8f:: with SMTP id s15-v6mr4368977lfk.96.1531469544315; Fri, 13 Jul 2018 01:12:24 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id m29-v6sm6485484lfj.45.2018.07.13.01.12.23 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 13 Jul 2018 01:12:23 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, hannah@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com Date: Fri, 13 Jul 2018 10:12:07 +0200 Message-Id: <1531469533-31787-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [platforms: PATCH v2 0/6] Armada7k8k ICU support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 13 Jul 2018 08:12:27 -0000 Hi, The second version of the ICU patchset brings all corrections according to all review remarks. They were mostly style / naming - detailed list can be found in the changelog below. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/icu-upstream-r20180713 I'm looking forward to review and any comments/remarks. Best regards, Marcin Changelog v1 -> v2 * 1,6 - Add Ard's RB * 2 - Change ICU_IRQ_TYPE to IcuIrqTypeLevel / IcuIrqTypeEdge * 3 - Use EFI_PHYSICAL_ADDRESS * 4 - Put a space after { and before } - Change enum values to IcuGroupXxx format * 5 - Use ICU_GROUP_REGISTER_BASE_OFFSET instead of a raw value in macros - Add missing parentheses and use sizeof (UINT32) in ICU_INT_CFG macro - Use mEfiExitBootServicesEvent - not initialized and STATIC - s/IcuConfigDefault/IcuInitialConfig/ - Break to long lines Marcin Wojtas (6): Marvell/Armada70x0Db: Set correct CP110 count Marvell/Library: Introduce ArmadaIcuLib class Marvell/Library: Armada7k8kSoCDescLib: Enable getting CP base address Marvell/Library: Armada7k8kSoCDescLib: Introduce ICU information Marvell/Library: Implement common ArmadaIcuLib Marvell/Armada7k8k: Enable ICU configuration Silicon/Marvell/Marvell.dec | 1 + Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 1 + Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 7 +- Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.inf | 1 + Silicon/Marvell/Library/IcuLib/IcuLib.inf | 38 +++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.h | 12 + Silicon/Marvell/Include/Library/ArmadaIcuLib.h | 45 +++ Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h | 39 +++ Silicon/Marvell/Library/IcuLib/IcuLib.h | 47 +++ Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.c | 2 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 50 +++ Silicon/Marvell/Library/IcuLib/IcuLib.c | 317 ++++++++++++++++++++ 12 files changed, 558 insertions(+), 2 deletions(-) create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.inf create mode 100644 Silicon/Marvell/Include/Library/ArmadaIcuLib.h create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.h create mode 100644 Silicon/Marvell/Library/IcuLib/IcuLib.c -- 2.7.4