From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::243; helo=mail-lj1-x243.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lj1-x243.google.com (mail-lj1-x243.google.com [IPv6:2a00:1450:4864:20::243]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 85CF4210DC1C4 for ; Tue, 7 Aug 2018 02:00:22 -0700 (PDT) Received: by mail-lj1-x243.google.com with SMTP id l15-v6so12799961lji.6 for ; Tue, 07 Aug 2018 02:00:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=fRuwGCcKthuIvPa6Ig7Ixg95TpZUl4ceaxT5AKBx0yA=; b=cGFyMCovAsd+WmaZiNiwSrQq++ggwtUbemMKQ38GU10GD4tCbc3wEiivCU2E3kGcuy s2pvU5E8QFhGpbPb7BmjJZLVT4cARg3U7XWrnaT7CgE/i7k6oLydHXJF3mlWvZy7Sb5m NAr/y+fweU/E4TXuQL830BOhnqS8ESzn6Xk4E9jbFNmxlLxqC/caJA1zRSSOOd5oQpnn Z/kY19k7jHOELWWNNhaFHJQg3eBQ/zvtc4MTLPATV3dYCoIOJ5QjuEf9N4nyjbAnkDII GiKbqV8AzwSsLBq9beBryfiIu6dz2Pos4JXevWKsOky6n03CCCdTMHe4XrXk8t+FT1me DMVA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=fRuwGCcKthuIvPa6Ig7Ixg95TpZUl4ceaxT5AKBx0yA=; b=DBeOife2K+FndYIu31pjkUht2bpVJ8jfWpeecXlLNpclf35wGjcJJT2SwlqispSm/q ikC21C04fhNcONqKK6hcp2heel9Qy5mX14Cxqp6wlxy/W6GSe/uY3skrfZSOSIWJ8RFK 2T4badb4vgBmFwpotdt6IRh3Rf6/VqkSofvkjj6TADH7F1kHnPQOi3ffYRoLbngU0qBv yv99sR3VKtaX2rGxVb6uUoS8MEMTwPIIik5Rfwnw6gk3OJUTg/ULJQ8pphb84+oo7P3T qysqs0FbHei/yfNpNhgRpQa/QoV+7FOh1y1LouLP5H5osy7LcrZn3QxW4yf2+rGyl5yb wlGA== X-Gm-Message-State: AOUpUlGXio08e415TYbo9Q+n/MKoAhLzpAMJlDDzaBHZ0YNuFmxbCbDL oLONS2dz/Z+rz3jr6uxGqUSOX0WC1bUAeg== X-Google-Smtp-Source: AAOMgpfOctZzMBsry/+o3h7PDsUSskDJYDdhS4byJ2bZqo+5ZIa9KusOxAof6pU45k+nlovXNXXCqg== X-Received: by 2002:a2e:8346:: with SMTP id l6-v6mr15864197ljh.72.1533632419843; Tue, 07 Aug 2018 02:00:19 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id w27-v6sm181697lfk.5.2018.08.07.02.00.18 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 07 Aug 2018 02:00:19 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com Date: Tue, 7 Aug 2018 10:58:13 +0200 Message-Id: <1533632298-4981-5-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1533632298-4981-1-git-send-email-mw@semihalf.com> References: <1533632298-4981-1-git-send-email-mw@semihalf.com> Subject: [platforms: PATCH v2 4/9] Marvell/Armada80x0Db: Enable device tree support X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 07 Aug 2018 09:00:23 -0000 This patch enables compilation of the Armada 8040 DB device tree. Also disable OS access to the SPI flash. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas --- Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc | 3 +++ Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf | 28 ++++++++++++++++++++ Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc | 3 +++ Silicon/Marvell/Armada7k8k/DeviceTree/armada-8040-db.dts | 2 +- 4 files changed, 35 insertions(+), 1 deletion(-) create mode 100644 Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf diff --git a/Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc b/Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc index 2d4523f2..3fc33d4 100644 --- a/Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc +++ b/Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc @@ -48,6 +48,9 @@ !include Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc +[Components.common] + Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf + ################################################################################ # # Pcd Section - list of all EDK II PCD Entries defined by this Platform diff --git a/Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf b/Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf new file mode 100644 index 0000000..e4dd41c --- /dev/null +++ b/Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf @@ -0,0 +1,28 @@ +## @file +# +# Device tree description of the Marvell Armada 8040 DB platform +# +# Copyright (c) 2018, Marvell International Ltd. All rights reserved. +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the BSD License +# which accompanies this distribution. The full text of the license may be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED. +# +## + +[Defines] + INF_VERSION = 0x0001001A + BASE_NAME = Armada80x0DbDeviceTree + FILE_GUID = 25462CDA-221F-47DF-AC1D-259CFAA4E326 # gDtPlatformDefaultDtbFileGuid + MODULE_TYPE = USER_DEFINED + VERSION_STRING = 1.0 + +[Sources] + armada-8040-db.dts + +[Packages] + MdePkg/MdePkg.dec diff --git a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc index 984cf7e..99e1a11 100644 --- a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc +++ b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc @@ -11,3 +11,6 @@ # # Per-board additional content of the DXE phase firmware volume + + # DTB + INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf diff --git a/Silicon/Marvell/Armada7k8k/DeviceTree/armada-8040-db.dts b/Silicon/Marvell/Armada7k8k/DeviceTree/armada-8040-db.dts index 7518029..e813922 100644 --- a/Silicon/Marvell/Armada7k8k/DeviceTree/armada-8040-db.dts +++ b/Silicon/Marvell/Armada7k8k/DeviceTree/armada-8040-db.dts @@ -213,7 +213,7 @@ }; &cp1_spi1 { - status = "okay"; + status = "disabled"; spi-flash@0 { #address-cells = <0x1>; -- 2.7.4