From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::243; helo=mail-lj1-x243.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lj1-x243.google.com (mail-lj1-x243.google.com [IPv6:2a00:1450:4864:20::243]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id A9C4921106C68 for ; Sun, 2 Sep 2018 21:54:25 -0700 (PDT) Received: by mail-lj1-x243.google.com with SMTP id p6-v6so14289366ljc.5 for ; Sun, 02 Sep 2018 21:54:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=KwZD1JxCoSo78Mq9zcO61Y6XY/1ip8mdCFiXEJAac9k=; b=WfEBBsb1BOKq1sGeXO9mfIjA/Wg3HX6jWE2hLaEJgncM5NIe7aI4z3dgVvRQ//GQVN Dctjhd8ltmzY0JBTbqFWwHbQtN+mZryu8rHF4ybU1FNsbKy2ei//GOSMpcWGCnoYr/rp sqxZFl4F2GLbFVlXVVJlvXuo3YnK2PeNQyLT1qXoouwqdK/Nbi6YA5TOQ5k8Vw9R2n1d lMRmGVjefCxq6C9W2qowgUWGFsshgZT7/RahJ9/Opdf0eDFMKShqGhU6IQSpWH3bjGtG HFNkLpu3xNUmuSEEmHdy/D19ukM70go2wHzHp442chCOHf+LcpaegsPqEpBL+6yabzu/ jXSQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=KwZD1JxCoSo78Mq9zcO61Y6XY/1ip8mdCFiXEJAac9k=; b=Bg1FSpenCZZ/Zshe9dddWbtOj+zxGNhrAXwwSJBJOTaAjPP7hui3ejj24+Fp+hhGo+ JlEftHqNJovxuqju6jVh5r2KoQrsc7DZA41FrL2xJq38LdaVD+g2fyFS6ZJ0pMCqrgt9 Zc/SvuIKVom5PRxGAMTTaR7JZGVMD1sj7qgTNafdj2/9nARhCuHlNzHIgtX8Yjp89a0A HDLWfV0PnKVKiMdcIGOcDjCLy38/8FYheSytosCwWTAN6LjyA56cJdHOseJviJfPUk/j imgj5QvMDr7fl1FWyi/Y1AXcjLZG2z6oMAkVdQmzgVu6J15IOzzoopPJNiMXC7E3G+UP tsnA== X-Gm-Message-State: APzg51AyvjMpYN42sdLt/CBT5J3hlLRz+AIGsO8be0j33fXMDldhs5Ai LxUTIS9z/MO9TKIoPKTX9Mm6PQep6sI= X-Google-Smtp-Source: ANB0VdZeXQMB3L9qqRvc/GBR49aG8oN92328TqObtN5VIvQaPM6+Xvr5hCMdQhl1x0JOuUiH9VYWQQ== X-Received: by 2002:a2e:8957:: with SMTP id b23-v6mr17248438ljk.50.1535950463702; Sun, 02 Sep 2018 21:54:23 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id h16-v6sm3196658ljh.26.2018.09.02.21.54.22 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 02 Sep 2018 21:54:23 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: feng.tian@intel.com, michael.d.kinney@intel.com, liming.gao@intel.com, leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, mw@semihalf.com, jsd@semihalf.com Date: Mon, 3 Sep 2018 06:54:06 +0200 Message-Id: <1535950453-27147-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Subject: [PATCH 0/7] SdMmc fixes and SdMmcOverride extension X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 03 Sep 2018 04:54:26 -0000 Hi, This patchset extends SdMmcOverride protocol with new callbacks: * UhsSignaling - allow writing custom values to HostControl2 register * SwitchClockFreqPost - perform additional opperations after clock switch * BaseClockFreq - allow overriding base clock frequency Also a couple of fixes for MMC, card detection and reset are submitted. More details can be found in the commit messages. Patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/sdmmc-override-upstream-r20180902 Please note that extending SdMmcOverride protocol was impacting so far the only user of it (Synquacer controller). In paralel edk2-platforms patchset, a patch can be found: ("Silicon/SynQuacer/PlatformDxe: Modify initialization of SdMmcOverride") which immunizes for above and future extensions of the protocol: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/xenon-upstream-r20180902 I'm looking forward to the comments and remarks. Best regards, Marcin Marcin Wojtas (3): MdeModulePkg/SdMmcPciHcDxe: Fix HS200 operation MdeModulePkg/SdMmcPciHcDxe: Adjust eMMC clock and bus width sequence MdeModulePkg/SdMmcPciHcDxe: Execute card detect only for RemovableSlot Tomasz Michalec (4): MdeModulePkg/SdMmcPciHcDxe: Add UhsSignaling to SdMmcOverride protocol MdeModulePkg/SdMmcPciHcDxe: Add SwitchClockFreqPost to SdMmcOverride MdeModulePkg/SdMmcPciHcDxe: Allow overriding base clock frequency MdeModulePkg/SdMmcPciHcDxe: Fix SdMmcHcReset to set only necesery bits MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.h | 6 + MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHci.h | 67 +++++- MdeModulePkg/Include/Protocol/SdMmcOverride.h | 83 ++++++- MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/EmmcDevice.c | 246 +++++++++++++------- MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdDevice.c | 55 ++++- MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHcDxe.c | 37 ++- MdeModulePkg/Bus/Pci/SdMmcPciHcDxe/SdMmcPciHci.c | 102 ++++++-- 7 files changed, 467 insertions(+), 129 deletions(-) -- 2.7.4