From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::243; helo=mail-lj1-x243.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lj1-x243.google.com (mail-lj1-x243.google.com [IPv6:2a00:1450:4864:20::243]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id EDE9721163243 for ; Fri, 5 Oct 2018 06:26:15 -0700 (PDT) Received: by mail-lj1-x243.google.com with SMTP id r8-v6so11570248ljc.10 for ; Fri, 05 Oct 2018 06:26:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=wnp/wOkw55OyG19wJ1eUrCpL8Xj6WN2gkOzwOwCXULk=; b=Va9DLHlg4KTstJlsxLdtpQlw6eOZDHB4x1XW2pL54i3RBrjOZFCTcGv0XLChW1nnzJ Rs2HF52nS9aTj077OYWS/zFdpvWA6tf38Aq4naR2GKVoEpLd15x9Y0SFEBWv+xbvdqDd YPFiOdQX8rBYblIuV1cbAbs6cjnRIX5SL2ETgqbjR3arcI7AYh/j77cGexW5VnGZbzgC P9CXgcKES3ryiKm9nAWLZUaAYYVC7snDAMI1WQNxsIYMlNx50ySRzvN1+oVkctk6FGkZ q8JyKZvfktHY3HSqYr7SyarEqZOGFsEmO6osNQAqdt2cq9PAlpRWejPSHuEI0vild3r/ E66w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=wnp/wOkw55OyG19wJ1eUrCpL8Xj6WN2gkOzwOwCXULk=; b=UoIUeX1Ivi5rkQ0hNzmGmwDchrc4X6mea2pzAVmGU6M831TrqTzQpWM5UVI6VHC62v gb4v3XPXepTshBAYyVkn1bYBce5hG/RHJVCjtu6PYdJ6snm03pUK1FMtxs8Cu9UULpDA 5KdYta+9eSgl/NdMfJewrBQFM3p365DptrDxIWbqq0h8uSl7XqC1dVAu+3AVBntNBN8Z CLU4kvHjSEJhk8FdXZV+lGGxesrd9KTii14UQSj3QEjfXPnFdpI3rNq9X/1GgHnPUyBe YZH10FBJU6lmkfl2HuCvblT+PWhY6lCyLSmzJb5qNT54EJJJd7srrebzxjkMOlYxTgJ0 nqqQ== X-Gm-Message-State: ABuFfoikhafT1Y/rY3PusrIsJIbHu7O0uE3lHxZBUooXZk+nM9QQvne0 qz0x32PmerLrzTtnnwf4HV1vaExo3JM= X-Google-Smtp-Source: ACcGV61KvoOLRzL4DGBqLOPILskD3OIfpuDaLWp2u4G3N1MTDveuJT/Pb6WOHmIL3K8P6NzSeW5O6A== X-Received: by 2002:a2e:9955:: with SMTP id r21-v6mr7137577ljj.5.1538745973927; Fri, 05 Oct 2018 06:26:13 -0700 (PDT) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id p130-v6sm1817659lfd.55.2018.10.05.06.26.12 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 05 Oct 2018 06:26:13 -0700 (PDT) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, hao.a.wu@intel.com, ard.biesheuvel@linaro.org, nadavh@marvell.com, mw@semihalf.com, jsd@semihalf.com, tm@semihalf.com Date: Fri, 5 Oct 2018 15:26:02 +0200 Message-Id: <1538745968-22526-2-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1538745968-22526-1-git-send-email-mw@semihalf.com> References: <1538745968-22526-1-git-send-email-mw@semihalf.com> Subject: [platforms: PATCH v2 1/7] Silicon/SynQuacer/PlatformDxe: adjust to updated SdMmcOverride X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 05 Oct 2018 13:26:16 -0000 The newest changes in the SdMmcOverride protocol added additional arguments to the NotifyPhase and Capability routines. Update according places in the Synquacer Emmc driver. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas --- Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/Emmc.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-) diff --git a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/Emmc.c b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/Emmc.c index e0987c9..0a917a5 100644 --- a/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/Emmc.c +++ b/Silicon/Socionext/SynQuacer/Drivers/PlatformDxe/Emmc.c @@ -72,6 +72,8 @@ STATIC VOID *mEventRegistration; @param[in] ControllerHandle The EFI_HANDLE of the controller. @param[in] Slot The 0 based slot index. @param[in,out] SdMmcHcSlotCapability The SDHCI capability structure. + @param[in,out] BaseClkFreq The base clock frequency value that + optionally can be updated. @retval EFI_SUCCESS The override function completed successfully. @retval EFI_NOT_FOUND The specified controller or slot does not exist. @@ -84,7 +86,8 @@ EFIAPI SynQuacerSdMmcCapability ( IN EFI_HANDLE ControllerHandle, IN UINT8 Slot, - IN OUT VOID *SdMmcHcSlotCapability + IN OUT VOID *SdMmcHcSlotCapability, + IN OUT UINT32 *BaseClkFreq ) { UINT64 Capability; @@ -117,6 +120,7 @@ SynQuacerSdMmcCapability ( @param[in] PhaseType The type of operation and whether the hook is invoked right before (pre) or right after (post) + @param[in,out] Data The pointer to a phase-specific data. @retval EFI_SUCCESS The override function completed successfully. @retval EFI_NOT_FOUND The specified controller or slot does not exist. @@ -129,7 +133,8 @@ EFIAPI SynQuacerSdMmcNotifyPhase ( IN EFI_HANDLE ControllerHandle, IN UINT8 Slot, - IN EDKII_SD_MMC_PHASE_TYPE PhaseType + IN EDKII_SD_MMC_PHASE_TYPE PhaseType, + IN OUT VOID *Data ) { if (ControllerHandle != mSdMmcControllerHandle) { -- 2.7.4