From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::144; helo=mail-lf1-x144.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf1-x144.google.com (mail-lf1-x144.google.com [IPv6:2a00:1450:4864:20::144]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id B30F12194D3AE for ; Wed, 9 Jan 2019 17:45:11 -0800 (PST) Received: by mail-lf1-x144.google.com with SMTP id c16so7120230lfj.8 for ; Wed, 09 Jan 2019 17:45:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=yQzHu/A9KU1DXC9B9Ke2mHuxJszIUkCkfvsEsxQG2Dc=; b=BQhB5RjAauXYu2++eZdpNdA1uZKxBAtQt1/xXy0AGR3XzVSHUFMpmG45Ymqieh+HWU OFOT6bYgPgrzGwuHuyoMeozQ+94RTTm8EYJkvaC7opFo/T8vgj9IHPg4Qc8w52Vx4n5N 0ThF4+y8fhjQiZUOczxtmtK8XBXmk+7fZbr1LPO3lS0r0lb0PiO6XbiyDsHYIHg8s1AA IN0NR8n21s8L95cwBPFfa/pHG53TS6+E7dCy7O4LhlldJ8VfddnfvIiECfbPEBPSWVQG cultWml5eaY28HcdOTABy/auHEWg6qceLWlK26FEwCYumEl4tDiV4se0gFciJf7qnvYz WK7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=yQzHu/A9KU1DXC9B9Ke2mHuxJszIUkCkfvsEsxQG2Dc=; b=HMUaFWd3Dma4jEntPMhtmvG+owmbF92bgbbv07qfQbA8lPG7hD+1DgufxZgQ4Juyhh q94sEYSrjfF/1SdH3pU+bbuw/GVHRwb0dYSjasZL5EO6VLCqCjieHw2KjUVbOsXUPPQ0 7aJ4iTo/UWDBGABOh3nDFO+JBV58QeFQGVF7H4cvO1i5Nsa/Owj0Auhzhqcmxne3wOzg a+mOd5PDGaQjLnQF3qaL1YmfOVkg7qaorZgi+JWCRkYkXFNYL1zOPger5RAfp35S65fO AHdQptrliukWMGfER8zGmJmqZhinGVllqkusGLlkRyBWvpY+YKanKP3yMSYYqA1wtwnT ZYOQ== X-Gm-Message-State: AJcUukfE5uC/X9fRWXHz8WSXH35g53GQ8Xmc9hcvq1NxencYO8kjQtNa O5sMeh5f95c0n16G4EJqFggw2piOyxI= X-Google-Smtp-Source: ALg8bN58vxdFMAPBJPT207cfk0A2seEaKp4l7K06Bech/0k8o0xJn8IiYn3hZfd494WnvO8FbBSyHA== X-Received: by 2002:a19:c18d:: with SMTP id r135mr4328575lff.59.1547084709673; Wed, 09 Jan 2019 17:45:09 -0800 (PST) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id l21-v6sm15034142ljj.48.2019.01.09.17.45.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Jan 2019 17:45:08 -0800 (PST) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Date: Thu, 10 Jan 2019 02:44:38 +0100 Message-Id: <1547084679-29597-12-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1547084679-29597-1-git-send-email-mw@semihalf.com> References: <1547084679-29597-1-git-send-email-mw@semihalf.com> Subject: [platforms: PATCH v2 11/12] Marvell/Armada7k8k: Enable GPIO drivers compilation X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 10 Jan 2019 01:45:12 -0000 X-List-Received-Date: Thu, 10 Jan 2019 01:45:12 -0000 X-List-Received-Date: Thu, 10 Jan 2019 01:45:12 -0000 X-List-Received-Date: Thu, 10 Jan 2019 01:45:12 -0000 Enable building new GPIO drivers before adding VBUS pins handling. Update relevant boards .dsc files with IO expander information. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas Reviewed-by: Leif Lindholm --- Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 2 ++ Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 4 ++-- Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc | 2 ++ Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc | 2 ++ Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc | 2 ++ 5 files changed, 10 insertions(+), 2 deletions(-) diff --git a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc b/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc index b3fd184..a0175de 100644 --- a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc +++ b/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc @@ -455,6 +455,8 @@ Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.inf # Platform drivers + Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.inf + Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf Silicon/Marvell/Drivers/I2c/MvI2cDxe/MvI2cDxe.inf MdeModulePkg/Bus/I2c/I2cDxe/I2cDxe.inf Silicon/Marvell/Drivers/I2c/MvEepromDxe/MvEepromDxe.inf diff --git a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc index a935f36..31815e4 100644 --- a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc +++ b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc @@ -89,8 +89,8 @@ gMarvellTokenSpaceGuid.PcdChip1MppSel6|{ 0xE, 0xE, 0xE, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 } # I2C - gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x60 } - gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x0 } + gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x60, 0x21 } + gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x0, 0x0 } gMarvellTokenSpaceGuid.PcdI2cControllersEnabled|{ 0x1, 0x1 } gMarvellTokenSpaceGuid.PcdEepromI2cAddresses|{ 0x50, 0x57 } gMarvellTokenSpaceGuid.PcdEepromI2cBuses|{ 0x0, 0x0 } diff --git a/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc b/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc index b7e7a65..7129606 100644 --- a/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc +++ b/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada70x0Db.inf diff --git a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc index 81a81d0..f2fcc55 100644 --- a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc +++ b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf diff --git a/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc b/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc index 326da2e..254fcee 100644 --- a/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc +++ b/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0McBin.inf -- 2.7.4