From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: None (no SPF record) identity=mailfrom; client-ip=2a00:1450:4864:20::143; helo=mail-lf1-x143.google.com; envelope-from=mw@semihalf.com; receiver=edk2-devel@lists.01.org Received: from mail-lf1-x143.google.com (mail-lf1-x143.google.com [IPv6:2a00:1450:4864:20::143]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 0B4DA2194D3B8 for ; Thu, 17 Jan 2019 03:15:50 -0800 (PST) Received: by mail-lf1-x143.google.com with SMTP id v5so7460379lfe.7 for ; Thu, 17 Jan 2019 03:15:49 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=bp34K3pcrQe0bUNCxbYHf8Edts3O+mglhkoKV7tBU2s=; b=Uw0t55xtoXNviiAeRKWrpWguWByFyLaFJ/R95rUSx5K2ta5glxlWKvtLHCzr8z+osq MMUOHrJdm2u3r4OiznsaAoi8dktACh24i3Itli86NLafB3fyY8DRaYfLA5qV/X2Vrxk+ JSJkc9uViNS/AXL0qIw3BwL0IzF4Q1iMrHquwjHABwE94CtkIQyQ+w1mLApmZLQYDdJr HkFqEdAdF81+BQJRt6xbI4+NnDLOXmlY+oktib7BzRA0nBPSjq3Ubn7T8jmD1aYpuECM lXisvxkzWbRkZrr1//JSSsQC91lrDKHoDddu6wjyQh+q/anQYhyTv0tmMCUedBD/Da6z xwCQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=bp34K3pcrQe0bUNCxbYHf8Edts3O+mglhkoKV7tBU2s=; b=hAC0TLPi2guvPw9WrFRrJm8EIIWL9TjIJWIF7MZpwqBVoJ6XIfIea1Mvr3gvS+iaoe 8AE1VKB3F0YwHi1qyWPXIIELqWnYWSgppNy/VBR9ustb3b9lSu4he5wTVW9d2zqqOsX9 M2hroIQwfUzAQM/nVHRtcc+s4cBf44osmuulW+UyaA+9tBJ68SqhQP1JN19XsaiWe/T1 5Chosqvs6dpD+O9JKs4b1mEqVZg77PmmWUi0n0AdoXyGS2Xxabq5B9keRaYpI1mlJEh1 sguGGKHtCb75D2/FbscB7Jz2gXnvq6+UsAEcrIHTTmC1hElyZleQwstvVJ9xns1QBT9u x8Pw== X-Gm-Message-State: AJcUukee+5WyoEH+0XTx/ZrgZbwI3uwEJNX6Zs4BcvN2Nc/wjJpIJZ4A 56w1ZAxuYFuUp633L29KzCvx+GsottA= X-Google-Smtp-Source: ALg8bN4P2MYhdzfK08/9sCnrL2jeroZ0ANEpVA/sXaLqu5q0CyEnlFjyhXeVjrAzb5GiRkC623MsJg== X-Received: by 2002:a19:2395:: with SMTP id j143mr9839544lfj.107.1547723747973; Thu, 17 Jan 2019 03:15:47 -0800 (PST) Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id d23sm238003lfc.11.2019.01.17.03.15.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 17 Jan 2019 03:15:47 -0800 (PST) From: Marcin Wojtas To: edk2-devel@lists.01.org Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, nadavh@marvell.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Date: Thu, 17 Jan 2019 12:15:14 +0100 Message-Id: <1547723715-4562-12-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1547723715-4562-1-git-send-email-mw@semihalf.com> References: <1547723715-4562-1-git-send-email-mw@semihalf.com> Subject: [platforms: PATCH v3 11/12] Marvell/Armada7k8k: Enable GPIO drivers compilation X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 X-List-Received-Date: Thu, 17 Jan 2019 11:15:50 -0000 Enable building new GPIO drivers before adding VBUS pins handling. Update relevant boards .dsc files with IO expander information. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas Reviewed-by: Leif Lindholm --- Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 2 ++ Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 4 ++-- Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc | 2 ++ Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc | 2 ++ Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc | 2 ++ 5 files changed, 10 insertions(+), 2 deletions(-) diff --git a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc b/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc index 92ff1da..5b8f4e9 100644 --- a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc +++ b/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc @@ -454,6 +454,8 @@ Silicon/Marvell/Armada7k8k/Drivers/PlatInitDxe/PlatInitDxe.inf # Platform drivers + Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.inf + Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf Silicon/Marvell/Drivers/I2c/MvI2cDxe/MvI2cDxe.inf MdeModulePkg/Bus/I2c/I2cDxe/I2cDxe.inf Silicon/Marvell/Drivers/I2c/MvEepromDxe/MvEepromDxe.inf diff --git a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc index a935f36..31815e4 100644 --- a/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc +++ b/Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc @@ -89,8 +89,8 @@ gMarvellTokenSpaceGuid.PcdChip1MppSel6|{ 0xE, 0xE, 0xE, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0, 0x0 } # I2C - gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x60 } - gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x0 } + gMarvellTokenSpaceGuid.PcdI2cSlaveAddresses|{ 0x50, 0x57, 0x60, 0x21 } + gMarvellTokenSpaceGuid.PcdI2cSlaveBuses|{ 0x0, 0x0, 0x0, 0x0 } gMarvellTokenSpaceGuid.PcdI2cControllersEnabled|{ 0x1, 0x1 } gMarvellTokenSpaceGuid.PcdEepromI2cAddresses|{ 0x50, 0x57 } gMarvellTokenSpaceGuid.PcdEepromI2cBuses|{ 0x0, 0x0 } diff --git a/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc b/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc index b7e7a65..7129606 100644 --- a/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc +++ b/Platform/Marvell/Armada70x0Db/Armada70x0Db.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada70x0Db.inf diff --git a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc index 81a81d0..f2fcc55 100644 --- a/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc +++ b/Platform/Marvell/Armada80x0Db/Armada80x0Db.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvPca95xxDxe/MvPca95xxDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0Db.inf diff --git a/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc b/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc index 326da2e..254fcee 100644 --- a/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc +++ b/Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.fdf.inc @@ -12,6 +12,8 @@ # Per-board additional content of the DXE phase firmware volume + INF Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.inf + # DTB INF RuleOverride = DTB Silicon/Marvell/Armada7k8k/DeviceTree/Armada80x0McBin.inf -- 2.7.4