From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: mx.groups.io; dkim=pass header.i=@semihalf-com.20150623.gappssmtp.com header.s=20150623 header.b=WmWxhLkp; spf=none, err=SPF record not found (domain: semihalf.com, ip: 209.85.167.65, mailfrom: mw@semihalf.com) Received: from mail-lf1-f65.google.com (mail-lf1-f65.google.com [209.85.167.65]) by groups.io with SMTP; Wed, 07 Aug 2019 16:30:52 -0700 Received: by mail-lf1-f65.google.com with SMTP id x3so65435516lfc.0 for ; Wed, 07 Aug 2019 16:30:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=tQA0szPODqoyFtUHB7d1KsSyxnqSscfk1j+y0lkNGzw=; b=WmWxhLkplNe6ar7PuoAv9pndRLo9xJ5KpY5mzoNYWLt7BW+KHEidBOJU61gg4Wp/LP AeStJhc4C/Z4suCmleFunKR+N3Rw4H7VRvEkT5aX5AV23PhugQQWI2qo4MaknU/4OFC1 afq6XIzh1oNlVh28lMmDR4PTjvTUs8sMx1MU/+Hm9b0ZjPI4KtjpeWVbyCoZf9inVEBu ZxubJNNK8n/mgWDzwh4U6kbcdigt7+r6l1JHd2jlYSvShuh0PZV3xosz5WQtnXwYJDAV 4yoB+n3vDVut89xtEI3vqtV3jQ6DWlauJw3LPI0p7U7bEDOoMuCE/FJJ8jFubxydmhwC +MHA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=tQA0szPODqoyFtUHB7d1KsSyxnqSscfk1j+y0lkNGzw=; b=lcYoNwWA72GJpfwwdKaGnfnSEfsYtYu7ngI36XtpnD7MAiLgJeSTAkejyGRpv1ivLF TklFrrnLanqS5WlmlLFp24S7k6Cza4SCP+4xXDYewTOwdzijV2+tC5G+eq/nFGoAUZtk Tyv8OwkXPEd8wwYm2euGdq6bAdtkhRkZ8hvjrP+wS2K+rxc1UcuNGoJS6L/m5qOQkJT1 LrJjdWgZTv/rszuNLxqyjTi1Z1CvJEG6Tn4QB4v2n4sfQ9CyAt+HlVxuOR6ChroqOChb jw2PzbrT0PhIg3FesCIENcEC8xskC3TgPEnjrE5QSad9to8akWZYQWgoAclfQXbSP8LS iCgQ== X-Gm-Message-State: APjAAAUfF2zHrcNr07GzqiuCbsyzcjW7ei7tssQfuj7e///RrWchDpSQ p4lEsw4lzxtrH+2x44RrzpTjdm6sgQYPDQ== X-Google-Smtp-Source: APXvYqzNtPynI4TC/25tS6XXs3SxvdHoBr2+dswZ8zj3DsaGNqDdfR7UObFnO4y3TbNxxyTiSs12TA== X-Received: by 2002:a19:5f1c:: with SMTP id t28mr7468671lfb.34.1565220650176; Wed, 07 Aug 2019 16:30:50 -0700 (PDT) Return-Path: Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id i62sm18359206lji.14.2019.08.07.16.30.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 07 Aug 2019 16:30:49 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-platforms: PATCH 0/9] Marvell Octeon CN913X SoC family support Date: Thu, 8 Aug 2019 01:30:21 +0200 Message-Id: <1565220630-1653-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Hi, Marvell Octeon CN913X SoC is a new device, which is built of upgraded hardware blocks known from previously supported line of SoCs. It is avaialble in 3 variants - CN9130/CN9131/CN9132. CN9130 is made of a single Application Processor unit (AP807) and one internal south bridge (CP115). It can be extended to CN9131 (internal + external south bridges). The CN9132 has 3 south bridge units. This patchset adds all necessary components (.dsc/.fdf, libraries, ACPI, DT) to support all 3 variants, which are available on a modular CN913x Development Board. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/cn913x-upstream-r20190808 I'm looking forward to your comments or remarks. Best regards, Marcin Marcin Wojtas (9): Marvell/Cn9130Db: Add ACPI tables Marvell/Cn9130Db: Add DeviceTree Marvell/Cn9130Db: Introduce board support Marvell/Library: ArmadaSoCDescLib: Extend Xenon information Marvell/Library: MppLib: Allow to configure more Xenon PHYs Marvell/Library: IcuLib: Fix debug information Marvell/Cn9131Db: Introduce board support Marvell/Cn9132Db: Introduce board support Marvell/Drivers: SmbiosPlatformDxe: Use more generic board name Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc | 107 ++++ Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc | 72 +++ Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc | 72 +++ Platform/Marvell/Cn913xDb/Cn9130DbA.dsc | 46 ++ Platform/Marvell/Cn913xDb/Cn9131DbA.dsc | 47 ++ Platform/Marvell/Cn913xDb/Cn9132DbA.dsc | 45 ++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf | 29 + Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf | 29 + Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf | 37 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf | 56 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf | 57 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9130DbA.inf | 22 + Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf | 22 + Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9132DbA.inf | 22 + Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h | 25 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.h | 5 +- Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h | 39 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h | 20 + Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h | 36 ++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c | 126 +++++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c | 135 +++++ Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c | 215 ++++++++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 34 +- Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c | 4 +- Silicon/Marvell/Library/IcuLib/IcuLib.c | 4 +- Silicon/Marvell/Library/MppLib/MppLib.c | 4 +- Platform/Marvell/Cn913xDb/Cn9130DbA.fdf.inc | 17 + Platform/Marvell/Cn913xDb/Cn9131DbA.fdf.inc | 18 + Platform/Marvell/Cn913xDb/Cn9132DbA.fdf.inc | 13 + Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl | 98 ++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl | 324 ++++++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc | 41 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc | 80 +++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc | 58 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc | 135 +++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc | 210 ++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc | 49 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806-quad.dtsi | 43 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806.dtsi | 264 ++++++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-common.dtsi | 10 + Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-cp110.dtsi | 552 ++++++++++++++++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db-A.dts | 185 +++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db.dtsi | 168 ++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130.dtsi | 126 +++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db-A.dts | 29 + Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi | 175 +++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db-A.dts | 70 +++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db.dtsi | 159 ++++++ 48 files changed, 4113 insertions(+), 21 deletions(-) create mode 100644 Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9130DbA.dsc create mode 100644 Platform/Marvell/Cn913xDb/Cn9131DbA.dsc create mode 100644 Platform/Marvell/Cn913xDb/Cn9132DbA.dsc create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9130DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9132DbA.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c create mode 100644 Platform/Marvell/Cn913xDb/Cn9130DbA.fdf.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9131DbA.fdf.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9132DbA.fdf.inc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806-quad.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-common.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-cp110.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db.dtsi -- 2.7.4