From mboxrd@z Thu Jan 1 00:00:00 1970 Authentication-Results: mx.groups.io; dkim=pass header.i=@semihalf-com.20150623.gappssmtp.com header.s=20150623 header.b=ggtBIYsH; spf=none, err=SPF record not found (domain: semihalf.com, ip: 209.85.208.182, mailfrom: mw@semihalf.com) Received: from mail-lj1-f182.google.com (mail-lj1-f182.google.com [209.85.208.182]) by groups.io with SMTP; Wed, 14 Aug 2019 19:54:32 -0700 Received: by mail-lj1-f182.google.com with SMTP id h15so966194ljg.10 for ; Wed, 14 Aug 2019 19:54:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=kHYiLgRSWi9fNI73/5ptXuYqwhjWJsR+7UtSLKiHvpM=; b=ggtBIYsHvguVl0KnBrrGpJ2AkZ2vQwj1oSzTpmj6pGeWCqWGs0gbD8JlvVebi6MQ/k JD8V7aqiILHGSDemHmTK4GQP5zDBuf987GijOzFUuOfUguZNVhkZhR4o2OGaTre+2IUa n77A1Bs1e0GV6a+eeNGWuOT/vCELr0nGHOom6kjloafEmUd80AlwOHV01LYmA2qbzZfz Es4WDqGYOzXyYVF935rSNhS838GKebXCbFtOo4SMYRJ72cT+NXUPsBXWcPIy6KOadw3q QC1mo0ZJOBdvhadGCbbV4WrDuoBzzMSiEtT/ytYRb9UpqEwkR4I8C+bOJ2qG/qFOpY78 20YQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=kHYiLgRSWi9fNI73/5ptXuYqwhjWJsR+7UtSLKiHvpM=; b=jrbuc0hFv0YYSP6GmIW3ukCP0FTcEEQ7xbrBfHO/blHe70F7IXfE5znLiAnmbQ5mSN 1DQmAOm/Lt3Sk1Cg6dC/pMfRTk7sT8gWde2BpB2EZQrglogFbv7UbatX7TTdMCox3NY0 sHanCjLvzlLYha859WQK91AhbuYf3uKWybU8+WZGZNbHQILlcEYVYa80sPLoa5Qz+Fce zV6wPqK6Qib1xlzZ8THjOG0TOtwET5UizscYt2F5U3kW6Yd1hPKBr+lIouM76pwhdQfL UYo5vltnFzo33Xe4ITKLjbm6PeGwStgLT+mT2r6rJlzO01A1IZiDe5SagKltMEecgEko HK8Q== X-Gm-Message-State: APjAAAVUJoGD58ZmJ/u7EZCDR+SmNmqDX68uybstp2IwZ5yL948Sb8qP Ex+PPDXG1Yti5gGbpgwAEc1T+9+8TGv0Nw== X-Google-Smtp-Source: APXvYqxlRSZJI4NTBXl/i/DGeU5SwxqahUqz5fOyF19Bx4k6joYHCDRI1RA9RCzlv7D0hxDgieJgLA== X-Received: by 2002:a2e:8616:: with SMTP id a22mr1473195lji.167.1565837670370; Wed, 14 Aug 2019 19:54:30 -0700 (PDT) Return-Path: Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id n17sm214035lfi.37.2019.08.14.19.54.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 14 Aug 2019 19:54:29 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-platforms: PATCH v2 00/10] Marvell Octeon CN913X SoC family support Date: Thu, 15 Aug 2019 04:54:04 +0200 Message-Id: <1565837654-13258-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 Hi, The second round of Marvell Octeon CN913X SoC patches bring significant changes. In order to build CN9131/2 variants of the development board, according flag should be added to the command. By default CN9130 is compiled. Above allowed to use single .dsc / .fdf.inc files. The .dsc.inc files are left intact. As pointed before, the ARM build was failing. It turned out a couple of features added during last year broke it. A patch, fixing all of them is added to this patchset. However, if it's better to split changes, it can be done in the next version. Other than that, OEM Table ID length is fixed in ACPI tables, so now it should compile with all iasl versions. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/cn913x-upstream-r20190815 I'm looking forward to your comments or remarks. Best regards, Marcin Changelog: v1->v2: * 1/10 (new patch) - fix 32-bit compilation * 4/10 - fix OEM Table ID length in DSDT - rename .dsc / .fdf.inc - they are used by all variants * 8,9/10 - remove redundant .dsc / .fdf files - enable building with '-D CN9131' / '-D CN9132' flags - fix OEM Table ID length in SSDT (CN9131) Marcin Wojtas (10): Marvell/Armada7k8k: Fix 32-bit compilation Marvell/Cn9130Db: Add ACPI tables Marvell/Cn9130Db: Add DeviceTree Marvell/Cn9130Db: Introduce board support Marvell/Library: ArmadaSoCDescLib: Extend Xenon information Marvell/Library: MppLib: Allow to configure more Xenon PHYs Marvell/Library: IcuLib: Fix debug information Marvell/Cn9131Db: Introduce board support Marvell/Cn9132Db: Introduce board support Marvell/Drivers: SmbiosPlatformDxe: Use more generic board name Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc | 107 ++++ Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc | 72 +++ Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc | 72 +++ Platform/Marvell/Cn913xDb/Cn913xDbA.dsc | 64 +++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf | 29 + Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf | 29 + Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf | 37 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf | 56 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf | 57 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9130DbA.inf | 22 + Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf | 22 + Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9132DbA.inf | 22 + Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h | 25 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.h | 5 +- Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.h | 2 +- Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.h | 2 +- Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h | 39 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h | 20 + Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h | 36 ++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c | 126 +++++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c | 135 +++++ Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c | 215 ++++++++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kLib/Armada7k8kLibMem.c | 4 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 34 +- Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c | 4 +- Silicon/Marvell/Library/IcuLib/IcuLib.c | 11 +- Silicon/Marvell/Library/MppLib/MppLib.c | 4 +- Platform/Marvell/Cn913xDb/Cn913xDbA.fdf.inc | 20 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kLib/ARM/ArmPlatformHelper.S | 11 - Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl | 98 ++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl | 324 ++++++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc | 41 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc | 80 +++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc | 58 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc | 135 +++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc | 210 ++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc | 49 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806-quad.dtsi | 43 ++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806.dtsi | 264 ++++++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-common.dtsi | 10 + Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-cp110.dtsi | 552 ++++++++++++++++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db-A.dts | 185 +++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db.dtsi | 168 ++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130.dtsi | 126 +++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db-A.dts | 29 + Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi | 175 +++++++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db-A.dts | 70 +++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db.dtsi | 159 ++++++ 48 files changed, 4023 insertions(+), 35 deletions(-) create mode 100644 Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn913xDbA.dsc create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9130DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9132DbA.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c create mode 100644 Platform/Marvell/Cn913xDb/Cn913xDbA.fdf.inc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806-quad.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-ap806.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-common.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/armada-cp110.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-db.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db-A.dts create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9132-db.dtsi -- 2.7.4