From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-lf1-f45.google.com (mail-lf1-f45.google.com [209.85.167.45]) by mx.groups.io with SMTP id smtpd.web12.2526.1570686150385106762 for ; Wed, 09 Oct 2019 22:42:30 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@semihalf-com.20150623.gappssmtp.com header.s=20150623 header.b=BzUS+dsy; spf=none, err=SPF record not found (domain: semihalf.com, ip: 209.85.167.45, mailfrom: mw@semihalf.com) Received: by mail-lf1-f45.google.com with SMTP id y127so3394490lfc.0 for ; Wed, 09 Oct 2019 22:42:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=semihalf-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=F4zmJZoMmmLin9KlOdv2urEosU4ysB6/LRMrEexYebc=; b=BzUS+dsy5Thcl9EkabFfNixIJbFSQsZkoa3Mldq70z1pt4wbqVUooLWOl327vjUJO3 Ek3pmPJ3FdS+Nj5DixsGMJklJgzuyIkETgiH837mnOMZH9hN6ZkpahTaQB5+cdPFNsOm qalVgLeTJJiqsNjMXVSi8D/XbYUU4nY14W/VVKPXoP10TQKleirVG9aigaZB7Wd5qc8f DXvgWoAL09egct7Bs5UWToDL3piXb5GTMR6JffKJTzhIuyii6qrpPON6VYrO7W16KgBY Z6R1kzNL1huB320pKb4XwbcC6d2WAfXg9DCZ5uUEeBAe1YoNbShAZCc9VlfNeva+ItfZ y6sw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=F4zmJZoMmmLin9KlOdv2urEosU4ysB6/LRMrEexYebc=; b=mJC8Mbeh8yVYlnIBa3UQoTCCvxrZR3Ypo1vyDQ3rHi/pvzvxlEVc9MqlA5xZT475LW 6OxAIQFmtFMvjh45uMV2N15tcXR26bwA54nwWGQRZ6nGfSd4x/xczmSeHNlMvYDx9hLv 9ugAN+dO3DjQ0p6Y9sDVL95ywXTvCCfDbvljAYjgeGe7plU89mX1nWqTmkLjE3FccN7K 3XLPn26wffKFc6K9ADu3JNPfUwJqaAC3eJbOxQm3guPLm5ixfKgmj448XsnvO1OUnvAB Vj+7j/ATrfyJvBHHkfXEfP+2d1XbbY5ZOE4KH3ZfGggactcewNkPxeGmN4NuVX9jL93i kluQ== X-Gm-Message-State: APjAAAWS1fEr5WjB09QEAHgwvzpscBj1mpcNBTnEDrorj74ssmEoj83n QdO0mjPuM52PWF9DpM8EY5eJacJNiNxujg== X-Google-Smtp-Source: APXvYqwgCsAtOUbU1c67gtd6r+w/jMZ3+w0VVt5ltdTATXsv8nWmF3ZC2fodFsBc5skdFpP2RqwIaA== X-Received: by 2002:a19:3814:: with SMTP id f20mr4597626lfa.103.1570686148338; Wed, 09 Oct 2019 22:42:28 -0700 (PDT) Return-Path: Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id p27sm1001481lfo.95.2019.10.09.22.42.27 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Oct 2019 22:42:27 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-platforms: PATCH v3 0/9] Marvell Octeon CN913X SoC family support Date: Thu, 10 Oct 2019 07:42:10 +0200 Message-Id: <1570686139-25182-1-git-send-email-mw@semihalf.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Hi, After a couple of weeks I finaly was able to submit the third version of CN913X SoC family support introduction. Following the v2 comments the device tree part was moved to the edk2-platforms. Also there is no default platform built, so in any case the build flag must be declared explicitly. Also 2 Xenon-related patches were squashed, ARM compilation fix was reworked and the way of updating the SMBIOS tables was reimplemented to use PCDs. For more details please see the changelog below and commit logs. The patches are available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/cn913x-upstream-r20191009 I'm looking forward to your comments or remarks. Best regards, Marcin Changelog: v2->v3 * 1/9   - update signatures types in structures (UINTN -> UINT64)   - add comment in setting memory size   - rework fix for ICU compilation - use fixed type * 2/9   - add Leif's Acked-by * 3/9, 6/9, 7/9   - remove leading __ from include guards in header   - require specifying flag for the platform - no default will be built - move dts part to edk2-platforms and update the commit message * 4/9   - squash Xenon-related patches from v2 * 5/9   - Add Leif's RB * 8/9   - Rework patch and allow updating SMBIOS strings from PCDs * 9/9 - New patch, customizing SMBIOS strings for supported boards v1->v2: * 1/10 (new patch) - fix 32-bit compilation * 4/10 - fix OEM Table ID length in DSDT - rename .dsc / .fdf.inc - they are used by all variants * 8,9/10 - remove redundant .dsc / .fdf files - enable building with '-D CN9131' / '-D CN9132' flags - fix OEM Table ID length in SSDT (CN9131) Marcin Wojtas (8): Marvell/Armada7k8k: Fix 32-bit compilation Marvell/Cn9130Db: Add ACPI tables Marvell/Cn9130Db: Introduce board support Marvell/Library: ArmadaSoCDescLib/MppLib: Extend Xenon information Marvell/Library: IcuLib: Fix debug information Marvell/Cn9131Db: Introduce board support Marvell/Cn9132Db: Introduce board support Marvell: Customize per-board SBMIOS strings Patryk Duda (1): Marvell/Drivers: SmbiosPlatformDxe: Load SMBIOS strings from PCD Silicon/Marvell/Marvell.dec | 6 + Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc | 107 +++++++ Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc | 72 +++++ Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc | 72 +++++ Platform/Marvell/Armada70x0Db/Armada70x0Db.dsc | 4 + Platform/Marvell/Armada80x0Db/Armada80x0Db.dsc | 4 + Platform/Marvell/Cn913xDb/Cn913xDbA.dsc | 75 +++++ Platform/SolidRun/Armada80x0McBin/Armada80x0McBin.dsc | 5 + Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf | 29 ++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf | 29 ++ Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf | 37 +++ Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf | 4 + Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf | 56 ++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf | 57 ++++ Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h | 25 ++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.h | 5 +- Silicon/Marvell/Drivers/BoardDesc/MvBoardDescDxe.h | 2 +- Silicon/Marvell/Drivers/Gpio/MvGpioDxe/MvGpioDxe.h | 2 +- Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h | 4 +- Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h | 39 +++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h | 20 ++ Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h | 36 +++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c | 126 ++++++++ Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c | 135 ++++++++ Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c | 215 +++++++++++++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kLib/Armada7k8kLibMem.c | 8 + Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescLib.c | 34 +- Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c | 79 ++++- Silicon/Marvell/Library/IcuLib/IcuLib.c | 4 +- Silicon/Marvell/Library/MppLib/MppLib.c | 4 +- Platform/Marvell/Cn913xDb/Cn913xDbA.fdf.inc | 20 ++ Silicon/Marvell/Armada7k8k/Library/Armada7k8kLib/ARM/ArmPlatformHelper.S | 11 - Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl | 98 ++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl | 324 ++++++++++++++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc | 41 +++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc | 80 +++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc | 58 ++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc | 135 ++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc | 210 +++++++++++++ Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc | 49 +++ 40 files changed, 2276 insertions(+), 45 deletions(-) create mode 100644 Platform/Marvell/Cn913xDb/Cn9130DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9131DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn9132DbA.dsc.inc create mode 100644 Platform/Marvell/Cn913xDb/Cn913xDbA.dsc create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9130DbA.inf create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA.inf create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/AcpiHeader.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Pcie.h create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/IcuInterrupts.h create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9130DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/BoardDescriptionLib/Cn9132DbABoardDescLib.c create mode 100644 Platform/Marvell/Cn913xDb/NonDiscoverableInitLib/NonDiscoverableInitLib.c create mode 100644 Platform/Marvell/Cn913xDb/Cn913xDbA.fdf.inc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn9131DbA/Ssdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Dsdt.asl create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Cn913xDbA/Mcfg.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Fadt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Gtdt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Madt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Pptt.aslc create mode 100644 Silicon/Marvell/OcteonTx/AcpiTables/T91/Spcr.aslc -- 2.7.4