From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=134.134.136.20; helo=mga02.intel.com; envelope-from=jiewen.yao@intel.com; receiver=edk2-devel@lists.01.org Received: from mga02.intel.com (mga02.intel.com [134.134.136.20]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 7339020349D9B for ; Mon, 13 Nov 2017 06:17:40 -0800 (PST) Received: from orsmga001.jf.intel.com ([10.7.209.18]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Nov 2017 06:21:46 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.44,389,1505804400"; d="scan'208";a="4375670" Received: from fmsmsx106.amr.corp.intel.com ([10.18.124.204]) by orsmga001.jf.intel.com with ESMTP; 13 Nov 2017 06:21:46 -0800 Received: from fmsmsx119.amr.corp.intel.com (10.18.124.207) by FMSMSX106.amr.corp.intel.com (10.18.124.204) with Microsoft SMTP Server (TLS) id 14.3.319.2; Mon, 13 Nov 2017 06:21:45 -0800 Received: from shsmsx101.ccr.corp.intel.com (10.239.4.153) by FMSMSX119.amr.corp.intel.com (10.18.124.207) with Microsoft SMTP Server (TLS) id 14.3.319.2; Mon, 13 Nov 2017 06:21:45 -0800 Received: from shsmsx102.ccr.corp.intel.com ([169.254.2.175]) by SHSMSX101.ccr.corp.intel.com ([169.254.1.159]) with mapi id 14.03.0319.002; Mon, 13 Nov 2017 22:21:43 +0800 From: "Yao, Jiewen" To: Laszlo Ersek CC: =?gb2312?B?TWFyYy1BbmRyqKYgTHVyZWF1?= , "edk2-devel@lists.01.org" , Stefan Berger , Javier Martinez Canillas , Peter Jones , "Justen, Jordan L" , Ard Biesheuvel Thread-Topic: Enabling TPM support in ovmf & hang during qemu boot Thread-Index: AQHTW+nSQENN5KNUTE+ofl8g9XyrQqMRpqEAgAC3ANY= Date: Mon, 13 Nov 2017 14:21:43 +0000 Message-ID: <1E8FEAEB-1AD4-4793-9FD2-E646BA3BADF1@intel.com> References: , <3b8f8c78-99c1-6a54-2251-6c476c9a472f@redhat.com> In-Reply-To: <3b8f8c78-99c1-6a54-2251-6c476c9a472f@redhat.com> Accept-Language: zh-CN, en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: MIME-Version: 1.0 Subject: Re: Enabling TPM support in ovmf & hang during qemu boot X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Mon, 13 Nov 2017 14:17:41 -0000 Content-Language: zh-CN Content-Type: text/plain; charset="gb2312" Content-Transfer-Encoding: base64 SSBjYW4gbm90IGFkZCBtZW1vcnlkaXNjb3ZlcmVkIGRlcGVuZGVuY3kgZm9yIHRjZ3BlaS4gV2Ug ZG8gaGF2ZSB1c2UgY2FzZSB0byB1bml0IFRwbSBiZWZvcmUgbWVtb3J5Lg0KDQpCeSBkZXNpZ24s IHRjZ2NvbmZpZyBwZWltIGlzIGEgcGxhdGZvcm0gbW9kdWxlLiBPdm1mIGNhbiBjcmVhdGUgaXRz IG93biBvbmUgYW5kIGFkZCBkZXBlbmRlbmN5IHRoZXJlLg0KDQpBcyBzdWNoLCB0Y2dwZWkgZGVw ZW5kcyBvbiB0Y2djb25maWdwZWksIGFuZCBsYXRlciBjYW4gZGVwZW5kIG9uIG1lbW9yeS4NCg0K dGhhbmsgeW91IQ0KWWFvLCBKaWV3ZW4NCg0KDQo+INTaIDIwMTfE6jEx1MIxM8jVo6zPws7nNzoy NqOsTGFzemxvIEVyc2VrIDxsZXJzZWtAcmVkaGF0LmNvbT4g0LS1wKO6DQo+IA0KPj4gT24gMTEv MTIvMTcgMjA6MDksIE1hcmMtQW5kcqimIEx1cmVhdSB3cm90ZToNCj4+IEhpLA0KPj4gDQo+PiBJ IHVzZSB0aGUgYXR0YWNoZWQgcGF0Y2ggdG8gYnVpbGQgT1ZNRiB3aXRoIFRQTSBzdXBwb3J0Lg0K Pj4gDQo+PiBFdmVuIHdpdGhvdXQgYW55IFRQTSBkZXZpY2UgY29uZmlndXJlZCAod2l0aCB0aGUg Zm9sbG93aW5nIHFlbXUNCj4+IGNvbW1hbmQgbGluZSkgdGhlIFZNIGhhbmdzIGVhcmx5Og0KPj4g DQo+PiBxZW11LXN5c3RlbS14ODZfNjQgLWVuYWJsZS1rdm0gLW0gMTAyNCAtZ2xvYmFsDQo+PiBp c2EtZGVidWdjb24uaW9iYXNlPTB4NDAyIC1kZWJ1Z2NvbiBmaWxlOm92bWYubG9nIC1kcml2ZQ0K Pj4gaWY9cGZsYXNoLGZvcm1hdD1yYXcsZmlsZT0uLi5zcmMvZWRrMi9CdWlsZC9Pdm1mWDY0L0RF QlVHX0dDQzUvRlYvT1ZNRl9DT0RFLmZkLHJlYWRvbmx5DQo+PiAtZHJpdmUgaWY9cGZsYXNoLGZv cm1hdD1yYXcsZmlsZT0uLi5zcmMvZWRrMi9CdWlsZC9Pdm1mWDY0L0RFQlVHX0dDQzUvRlYvT1ZN Rl9WQVJTLmZkDQo+PiANCj4+IEkgZG9uJ3QgaGF2ZSBtdWNoIGNsdWUgaG93IHRvIGRlYnVnIE9W TUYsIGJ1dCBhZGRpbmcgREVCVUcgbGluZXMsIEkNCj4+IGNvdWxkIGxlYXJuIHRoYXQgZHVyaW5n IFJlc2VydmVFbXVWYXJpYWJsZU52U3RvcmUoKSwgR2V0TmV4dEhvYigpIHJ1bnMNCj4+IGFuIGlu ZmluaXRlIGxvb3AsIGxvb2tpbmcgZm9yIEVGSV9IT0JfVFlQRV9VTlVTRUQuDQo+PiANCj4+IEhv dyBpcyB0aGUgSG9iTGlzdCBwb3B1bGF0ZWQ/IElzIGl0IHBvc3NpYmxlIHRvIGFkZCBtb3JlIG9m IHRoZSBVTlVTRUQgZW50cmllcz8NCj4+IA0KPj4gQW55IGhlbHAgd2VsY29tZQ0KPj4gDQo+IA0K PiAqIE5laXRoZXIgVGNnMkNvbmZpZ1BlaSBub3IgVGNnMlBlaSBkZXBlbmQsIGluIHRoZWlyIElO RiBmaWxlcycgW2RlcGV4XQ0KPiBzZWN0aW9uLCBvbiAicGVybWFuZW50IFJBTSBoYXMgYmVlbiBk aXNjb3ZlcmVkIiAoPQ0KPiBnRWZpUGVpTWVtb3J5RGlzY292ZXJlZFBwaUd1aWQpLiBUaGlzIG1l YW5zIHRoYXQgdGhleSBjYW4gYmUgZGlzcGF0Y2hlZA0KPiBiZWZvcmUgT3ZtZlBrZy9QbGF0Zm9y bVBlaSBpbnN0YWxscyB0aGUgcGVybWFuZW50IFBFSSBSQU0uIFRoZXJlZm9yZSwgaWYNCj4gdGhl eSBjYWxsIFBlaVNlcnZpY2VzQWxsb2NhdGVQYWdlcygpLCB0aGUgYWxsb2NhdGlvbiBsaWtlbHkg cnVucyBvdXQgb2YNCj4gdGhlIC0tIHZlcnkgc21hbGwgLS0gdGVybXBvcmFyeSBQRUkgUkFNIHRo YXQgd2UgaGF2ZSBpbiBPVk1GLg0KPiANCj4gVGhlIHdheSB0byBtaXRpZ2F0ZSB0aGlzIGlzIGVp dGhlciB0byBpbmNyZWFzZSB0aGUgdGVtcCBQRUkgUkFNIChJDQo+IGFscmVhZHkgaGF2ZSBzdWNo IGEgc2V0IG9uIHRoZSBsaXN0LCBidXQgZm9yIGRpZmZlcmVudCBwdXJwb3NlcyAtLSBhbmQNCj4g dGhpcyBhcHByb2FjaCBvbmx5IHdvcmtzIGlmIHRoZSBuZWVkZWQgbWVtb3J5IGlzIHJlYWxseSBz bWFsbCksIG9yIHRvDQo+IG1ha2UgYm90aCBvZiB0aGVzZSBQRUlNcyBkZXBlbmRlbnQgb24gZ0Vm aVBlaU1lbW9yeURpc2NvdmVyZWRQcGlHdWlkLiBJDQo+IGNhbid0IHNheSAtLSBKaWV3ZW4sIHdv dWxkIGl0IGJlIE9LIHRvIG1ha2UgdGhlc2UgUEVJTXMgZGVwZW5kZW50IG9uDQo+IGdFZmlQZWlN ZW1vcnlEaXNjb3ZlcmVkUHBpR3VpZD8NCj4gDQo+IA0KPiAqIEJvdGggUEVJTXMgZGVwZW5kIG9u IFBFSS1waGFzZSByZWFkLW9ubHkgdmFyaWFibGUgYWNjZXNzDQo+IChnRWZpUGVpUmVhZE9ubHlW YXJpYWJsZTJQcGlHdWlkKS4gSG93ZXZlciwgT1ZNRiBkb2VzIG5vdCBpbmNsdWRlIHRoZQ0KPiBy ZXF1aXJlZCBkcml2ZXJzIGF0IHRoZSBtb21lbnQgLS0gc2VlDQo+IDxodHRwczovL2J1Z3ppbGxh LnRpYW5vY29yZS5vcmcvc2hvd19idWcuY2dpP2lkPTM4Nj4uIEkgaGFkIHBvc3RlZCBhDQo+IHNl cmllcyBmb3IgdGhhdCBiYWNrIGluIH5NYXJjaCAyMDE3LCBidXQgSm9yZGFuIGRpc2FncmVlZCB3 aXRoIHRoZW0uIChJDQo+IHRoaW5rIGVhY2ggb2YgdXMgcmVtYWlucyB1bmNvbnZpbmNlZCBieSB0 aGUgb3RoZXIncyBwb2ludHMsIGZyb20gdGhlDQo+IG9yaWdpbmFsIHRocmVhZC4pDQo+IA0KPiBU aGFua3MNCj4gTGFzemxvDQo=