From: Ard Biesheuvel <ard.biesheuvel@linaro.org>
To: edk2-devel@lists.01.org
Cc: leif.lindholm@linaro.org, masahisa.kojima@linaro.org,
Ard Biesheuvel <ard.biesheuvel@linaro.org>
Subject: [PATCH edk2-platforms 0/3] More SynQuacer updates
Date: Wed, 30 May 2018 20:19:26 +0200 [thread overview]
Message-ID: <20180530181929.5066-1-ard.biesheuvel@linaro.org> (raw)
Some more patches for SynQuacer, for PCIe and SMMU support.
Patch #1 was contributed by Kojima-san, and enables another quirk in the
Synopsys IP to work around issues with Samsung 970 SSDs
Patch #2 adds a couple of level 3 tables to the static page table region
in the NOR flash so that ARM-TF can easily reprogram the north SMMU to
present the ECAM spaces in a sane manner. This patch only implements the
static page table entries, the code to program it needs to run in the secure
world, and will be added to ARM-TF.
Patch #3 enables the SMMU for the netsec and SDHCI controllers.
Ard Biesheuvel (2):
Silicon/Socionext/SynQuacer/Stage2Tables: add north SMMU level 3 table
Silicon/SynQuacer/AcpiTables: add NETSEC/eMMC SMMU to the IORT
Masahisa KOJIMA (1):
Silicon/SynQuacerPciHostBridgeLib: add workaround for PCIe MMIO64
.../Socionext/SynQuacer/AcpiTables/Iort.aslc | 109 +++++++++++++++++-
.../SynQuacerPciHostBridgeLibConstructor.c | 5 +-
.../SynQuacer/Stage2Tables/Stage2Tables.S | 35 ++++--
3 files changed, 136 insertions(+), 13 deletions(-)
--
2.17.0
next reply other threads:[~2018-05-30 18:19 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-05-30 18:19 Ard Biesheuvel [this message]
2018-05-30 18:19 ` [PATCH edk2-platforms 1/3] Silicon/SynQuacerPciHostBridgeLib: add workaround for PCIe MMIO64 Ard Biesheuvel
2018-05-31 9:11 ` Leif Lindholm
2018-05-31 9:17 ` Ard Biesheuvel
2018-05-31 9:46 ` Leif Lindholm
2018-05-31 10:49 ` Ard Biesheuvel
2018-05-30 18:19 ` [PATCH edk2-platforms 2/3] Silicon/Socionext/SynQuacer/Stage2Tables: add north SMMU level 3 table Ard Biesheuvel
2018-05-31 9:14 ` Leif Lindholm
2018-06-01 10:18 ` Ard Biesheuvel
2018-05-30 18:19 ` [PATCH edk2-platforms 3/3] Silicon/SynQuacer/AcpiTables: add NETSEC/eMMC SMMU to the IORT Ard Biesheuvel
2018-05-31 9:16 ` Leif Lindholm
2018-10-12 10:03 ` Ard Biesheuvel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180530181929.5066-1-ard.biesheuvel@linaro.org \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox