public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
* [Patch][edk2-platforms/devel-MinnowBoardMax-UDK2017] Fix GCC build error.
@ 2018-06-29  9:01 zwei4
  0 siblings, 0 replies; only message in thread
From: zwei4 @ 2018-06-29  9:01 UTC (permalink / raw)
  To: edk2-devel

Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: zwei4 <david.wei@intel.com>
---
 Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLibrary.c | 6 ------
 1 file changed, 6 deletions(-)

diff --git a/Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLibrary.c b/Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLibrary.c
index 8c1dc152b8..58c0e63f1e 100644
--- a/Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLibrary.c
+++ b/Vlv2TbltDevicePkg/Library/PchPlatformLib/PchPlatformLibrary.c
@@ -267,9 +267,7 @@ VOID
   UINT32                           GpioValue;
   UINT32                           SSUSOffset = 0x2000;
   UINT32                           IoBase = 0;
-  UINT32                           MmioConf0 = 0;
   UINT32                           MmioPadval = 0;
-  UINT32                           PConf0Offset = 0x210; //GPIO_S5_1 pad_conf0 register offset
   UINT32                           PValueOffset = 0x218; //GPIO_S5_1 pad_value register offset
   
   PciD31F0RegBase = MmPciAddress (0,
@@ -283,7 +281,6 @@ VOID
   //
   // 0xFED0E1E0/0xFED0E0A8 is pad_Conf/pad_val register address of GPIO_S5_17
   //
-  MmioConf0 = IoBase + SSUSOffset + PConf0Offset;
   MmioPadval = IoBase + SSUSOffset + PValueOffset; 
 
   GpioValue = MmioRead32 (MmioPadval);
@@ -312,9 +309,7 @@ VOID
   UINT32                           GpioValue;
   UINT32                           SSUSOffset = 0x2000;
   UINT32                           IoBase = 0;
-  UINT32                           MmioConf0 = 0;
   UINT32                           MmioPadval = 0;
-  UINT32                           PConf0Offset = 0x1E0; //GPIO_S5_2 pad_conf0 register offset
   UINT32                           PValueOffset = 0x1E8; //GPIO_S5_2 pad_value register offset
   
   PciD31F0RegBase = MmPciAddress (0,
@@ -328,7 +323,6 @@ VOID
   //
   // 0xFED0E1E0/0xFED0E0A8 is pad_Conf/pad_val register address of GPIO_S5_17
   //
-  MmioConf0 = IoBase + SSUSOffset + PConf0Offset;
   MmioPadval = IoBase + SSUSOffset + PValueOffset; 
 
   GpioValue = MmioRead32 (MmioPadval);
-- 
2.14.1.windows.1



^ permalink raw reply related	[flat|nested] only message in thread

only message in thread, other threads:[~2018-06-29  9:01 UTC | newest]

Thread overview: (only message) (download: mbox.gz follow: Atom feed
-- links below jump to the message on this page --
2018-06-29  9:01 [Patch][edk2-platforms/devel-MinnowBoardMax-UDK2017] Fix GCC build error zwei4

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox