From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::543; helo=mail-pg1-x543.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pg1-x543.google.com (mail-pg1-x543.google.com [IPv6:2607:f8b0:4864:20::543]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id CD4872097F550 for ; Mon, 23 Jul 2018 23:32:28 -0700 (PDT) Received: by mail-pg1-x543.google.com with SMTP id g2-v6so2133661pgs.6 for ; Mon, 23 Jul 2018 23:32:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=MHaSiTl8ecRK0TLkLuR7KDl/Xj9WIN6Y4RTcOBKY2gI=; b=J7wQqjBkieqTk9rSPVrYg3tIRf+KGGzPXPleJIDSK+Tfhc8VSCuGcOkhc4FsZckMqC iAsqAGOIC3/QKn4f2kQoBkKD+/h5enGPI7oKEbrqMYedsfxvgJCdyC66dP1Bc0Bx3G11 1wCmfyONFiuqKH1jUhKj9pYkYX6Cub6JCe6+Q= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=MHaSiTl8ecRK0TLkLuR7KDl/Xj9WIN6Y4RTcOBKY2gI=; b=U8SWRhuCdNtcgRmz7DdkTdQGDVjMHTdX2A/U8QymxiQGYpPfqAcT93CGOQeJHSm9ap 1mFk3NIQ4sZOVkRCIPqzDmE8L1yAI1S4QFqudgVz9zBchhg0MoAEOdY+KfUPddIYHphX Wict1A6GHAryTRUSnNZ+/2CpcjYtLoRn4i4MJLO15jYtl/J3IBi/tNoASsxJJZTpmUSw YvZVBVCGxIiOXYnL8OecLkIm57hZig05F1J/og7pyoYv5TwbY4gX+gXCn3PCMXomb6+T KUObEINr/mTDipkncD/Q7gJzTOIgvoFscHdbUsALd8wsAdPB1zWBabxcSzv1rAI96WyV mpOA== X-Gm-Message-State: AOUpUlEe5wPw3W/yHIsAfCgTUlyAqCtNAzWOW6/lEHEGN/Yik08poF0a ZJI19qO/Wqls3ZvK7gcDop9QwQ== X-Google-Smtp-Source: AAOMgpf0Bb8sI0OdodJu1UTDzG1xA6HqD3o0J4auHKt3dGdp3ORFVCKVqpn6Z8YNMDljdkGjpe0yvQ== X-Received: by 2002:a63:8848:: with SMTP id l69-v6mr14835963pgd.377.1532413948153; Mon, 23 Jul 2018 23:32:28 -0700 (PDT) Received: from localhost.localdomain ([120.31.149.194]) by smtp.gmail.com with ESMTPSA id e2-v6sm12086575pgo.92.2018.07.23.23.32.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 23 Jul 2018 23:32:27 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Cc: ard.biesheuvel@linaro.org, guoheyi@huawei.com, wanghuiqiang@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, john.garry@huawei.com, xinliang.liu@linaro.org, Ming Huang Date: Tue, 24 Jul 2018 14:32:08 +0800 Message-Id: <20180724063220.61679-1-ming.huang@linaro.org> X-Mailer: git-send-email 2.17.0 Subject: [PATCH edk2-platforms v2 00/12] Switching to generic PciHostBridge driver X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 24 Jul 2018 06:32:29 -0000 The major features of this patchset include: 1 switching to generic PciHostBridge driver; 2 Change DEBUG log level; Code can also be found in github: https://github.com/hisilicon/OpenPlatformPkg.git branch: pcihostbridge-v2 Heyi Guo (9): Hisilicon: Enable WARN and INFO debug message Hisilicon/D05/PlatformPciLib: fix misuse of macro Hisilicon/Pci: Move PciPlatform to common directory Hisilicon/PlatformPciLib: add segment for each root bridge Hisilicon: add PciHostBridgeLib Hisilicon: add PciSegmentLib for Hi161x Hisilicon/D0x: Switch to generic PciHostBridge driver Hisilicon: remove platform specific PciHostBridge Hisilicon/PlatformPciLib: clear redundant felds in RESOURCE_APPETURE Ming Huang (3): Hisilicon/Pci: Add two api for PciPlatform driver Hisilicon/Pci: move ATU configuration to PciPlatformLib Hisilicon/Pci: move EnlargeAtuConfig0() to PciPlatformLib Platform/Hisilicon/D03/D03.dsc | 14 +- Platform/Hisilicon/D03/D03.fdf | 5 +- .../D03/Drivers/PciPlatform/PciPlatform.h | 180 -- .../Library/PlatformPciLib/PlatformPciLib.c | 24 +- Platform/Hisilicon/D05/D05.dsc | 14 +- Platform/Hisilicon/D05/D05.fdf | 5 +- .../Library/PlatformPciLib/PlatformPciLib.c | 66 +- .../PciHostBridgeLib/PciHostBridgeLib.c | 304 +++ .../PciHostBridgeLib/PciHostBridgeLib.inf | 51 + .../Drivers/PciHostBridgeDxe/PciHostBridge.c | 1659 ------------ .../Drivers/PciHostBridgeDxe/PciHostBridge.h | 528 ---- .../PciHostBridgeDxe/PciHostBridgeDxe.inf | 74 - .../PciHostBridgeDxe/PciRootBridgeIo.c | 2405 ----------------- .../Drivers/PciPlatform/PciPlatform.c | 45 + .../Drivers/PciPlatform/PciPlatform.inf | 1 + .../Hi161xPciPlatformLib.c | 384 +++ .../Hi161xPciPlatformLib.inf | 42 + .../Hi161xPciSegmentLib.inf | 36 + .../Hi161xPciSegmentLib/PciSegmentLib.c | 1503 ++++++++++ Silicon/Hisilicon/Hisilicon.dsc.inc | 8 +- .../Include/Library/PlatformPciLib.h | 3 +- 21 files changed, 2434 insertions(+), 4917 deletions(-) delete mode 100644 Platform/Hisilicon/D03/Drivers/PciPlatform/PciPlatform.h create mode 100644 Platform/Hisilicon/Library/PciHostBridgeLib/PciHostBridgeLib.c create mode 100644 Platform/Hisilicon/Library/PciHostBridgeLib/PciHostBridgeLib.inf delete mode 100644 Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciHostBridge.c delete mode 100644 Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciHostBridge.h delete mode 100644 Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciHostBridgeDxe.inf delete mode 100644 Silicon/Hisilicon/Drivers/PciHostBridgeDxe/PciRootBridgeIo.c rename {Platform/Hisilicon/D03 => Silicon/Hisilicon}/Drivers/PciPlatform/PciPlatform.c (89%) rename {Platform/Hisilicon/D03 => Silicon/Hisilicon}/Drivers/PciPlatform/PciPlatform.inf (94%) create mode 100644 Silicon/Hisilicon/Hi1610/Library/Hi161xPciPlatformLib/Hi161xPciPlatformLib.c create mode 100644 Silicon/Hisilicon/Hi1610/Library/Hi161xPciPlatformLib/Hi161xPciPlatformLib.inf create mode 100644 Silicon/Hisilicon/Hi1610/Library/Hi161xPciSegmentLib/Hi161xPciSegmentLib.inf create mode 100644 Silicon/Hisilicon/Hi1610/Library/Hi161xPciSegmentLib/PciSegmentLib.c -- 2.17.0