From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::544; helo=mail-pg1-x544.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pg1-x544.google.com (mail-pg1-x544.google.com [IPv6:2607:f8b0:4864:20::544]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id B6D59210C1248 for ; Tue, 24 Jul 2018 00:18:43 -0700 (PDT) Received: by mail-pg1-x544.google.com with SMTP id z8-v6so2221873pgu.8 for ; Tue, 24 Jul 2018 00:18:43 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=/PydE/hokaVBX7J83BfQ9zOrYJ7/2iEiFA9A0mwL8vc=; b=Hcz8SD9uqFAzR/YES0oIK9QI7mL0aZmJKlmsUgFK9n/FMFe7xtsDnsyobgPsykBVZB SD73h3SjvVQSmQb7408maxL1EtzwFc0q7Dr5JKTkcQI6CYlnedl0tHoVOb+pbocdKsnX Mrcfvi+OzQxej0Mb4HWVgRLssDLu0JNQ0kjA0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=/PydE/hokaVBX7J83BfQ9zOrYJ7/2iEiFA9A0mwL8vc=; b=g5pZHyKYPv147BtA/bcbKl7WyY8yCHffxqrlNzaNZEAFbGNEi/SxvEypi5bMAaol6+ iTMuEGqmEBy7rk2AO9VvRBf5ND/QPQ1aYW0W9jogEHLTTQzp6f33dLKEweT7apNh0gpl AD5EgN6Id9I4wcJyUHwCYxdYYaMpczlDDwXykdnGblpze68W/ICTIBh8J+au1bBXHyy0 24GtydbldG4oD9artul5t9G8paXkrz1QOBYptAVVCQFWISBMEFfp0o4+PMymb9Ko89GJ Ls1qfH5dKHaZnMoJzyz451MapyjVdUzTpZGi7/OfOXPtGTopw806KjdfdhcjOmNTb8zM Jyiw== X-Gm-Message-State: AOUpUlGWnPwGtFmYs1iBlZlJRmNihaYcIfu2y84HuGbhtdR1caY+nhtz zCbwlD+1rIGXx31i70DsY0fd5g== X-Google-Smtp-Source: AAOMgpfZFLgSnpFVtaGnufeiRKb+cBsliqfTcaaSnIsuN1Wm1s4tH7gdP8S9+YulxvSnFDS7izeJ0Q== X-Received: by 2002:a63:f449:: with SMTP id p9-v6mr15570994pgk.213.1532416723507; Tue, 24 Jul 2018 00:18:43 -0700 (PDT) Received: from localhost.localdomain ([120.31.149.194]) by smtp.gmail.com with ESMTPSA id t14-v6sm11449788pgu.0.2018.07.24.00.18.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 24 Jul 2018 00:18:42 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Cc: ard.biesheuvel@linaro.org, guoheyi@huawei.com, wanghuiqiang@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, john.garry@huawei.com, xinliang.liu@linaro.org, Sun Yuanchen , Ming Huang , Heyi Guo Date: Tue, 24 Jul 2018 15:09:05 +0800 Message-Id: <20180724070922.63362-22-ming.huang@linaro.org> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180724070922.63362-1-ming.huang@linaro.org> References: <20180724070922.63362-1-ming.huang@linaro.org> Subject: [PATCH edk2-platforms v1 21/38] Silicon/Hisilicon/D0x: Move macro definition to PlatformArch.h X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 24 Jul 2018 07:18:43 -0000 From: Sun Yuanchen Unify MemorySubClassDxe by Moving macro definition to PlatformArch.h Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Sun Yuanchen Signed-off-by: Ming Huang Signed-off-by: Heyi Guo --- Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClass.h | 2 -- Silicon/Hisilicon/Hi1610/Include/PlatformArch.h | 1 + Silicon/Hisilicon/Hi1616/Include/PlatformArch.h | 1 + Silicon/Hisilicon/Hi1620/Include/PlatformArch.h | 1 + 4 files changed, 3 insertions(+), 2 deletions(-) diff --git a/Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClass.h b/Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClass.h index c35ce39d61..0c201b4870 100644 --- a/Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClass.h +++ b/Silicon/Hisilicon/Drivers/Smbios/MemorySubClassDxe/MemorySubClass.h @@ -44,8 +44,6 @@ extern UINT8 MemorySubClassStrings[]; -#define MAX_DIMM_SIZE 32 // In GB - struct SPD_JEDEC_MANUFACTURER { UINT8 MfgIdLSB; diff --git a/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h b/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h index 03e96cfd31..4843b60536 100644 --- a/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h +++ b/Silicon/Hisilicon/Hi1610/Include/PlatformArch.h @@ -26,6 +26,7 @@ #define MAX_DIMM 3 #define MAX_RANK_CH 12 #define MAX_RANK_DIMM 4 +#define MAX_DIMM_SIZE 32 // In GB // Max NUMA node number for each node type #define MAX_NUM_PER_TYPE 8 diff --git a/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h b/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h index 14e9b483af..49618f6559 100644 --- a/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h +++ b/Silicon/Hisilicon/Hi1616/Include/PlatformArch.h @@ -26,6 +26,7 @@ #define MAX_DIMM 3 #define MAX_RANK_CH 12 #define MAX_RANK_DIMM 4 +#define MAX_DIMM_SIZE 32 // In GB // Max NUMA node number for each node type #define MAX_NUM_PER_TYPE 8 diff --git a/Silicon/Hisilicon/Hi1620/Include/PlatformArch.h b/Silicon/Hisilicon/Hi1620/Include/PlatformArch.h index ac90e9dfb5..2626751a0d 100644 --- a/Silicon/Hisilicon/Hi1620/Include/PlatformArch.h +++ b/Silicon/Hisilicon/Hi1620/Include/PlatformArch.h @@ -26,6 +26,7 @@ #define MAX_DIMM 2 #define MAX_RANK_CH 8 #define MAX_RANK_DIMM 4 +#define MAX_DIMM_SIZE 256 // In GB // Max NUMA node number for each node type #define MAX_NUM_PER_TYPE 8 -- 2.17.0