From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=104.47.38.112; helo=nam02-bl2-obe.outbound.protection.outlook.com; envelope-from=christopher.co@microsoft.com; receiver=edk2-devel@lists.01.org Received: from NAM02-BL2-obe.outbound.protection.outlook.com (mail-bl2nam02on0112.outbound.protection.outlook.com [104.47.38.112]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id D85FB211518CE for ; Fri, 21 Sep 2018 01:26:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=wTvmc+3/QG8tmWulbdPCgNghvbsCQ+WRykmh1lCIltI=; b=nRmJp4ZG6aQ7CfDdoL7rrz74XttvSPR48zSpH7c9v0HIbmxiIac+k8BMExDC3y0FtqUpBiBOG/OkdXVsUZCwV7ej21Qw3DEyqfdcMpedAtFdRCxIq4fNNCN6cs1t2aEz2XTYyeqkDPQhn4icCqq5qI3ti2QQgfswy4ChlSsUifI= Received: from DM5PR2101MB1128.namprd21.prod.outlook.com (52.132.133.20) by DM5PR2101MB0727.namprd21.prod.outlook.com (10.167.110.39) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1185.6; Fri, 21 Sep 2018 08:26:05 +0000 Received: from DM5PR2101MB1128.namprd21.prod.outlook.com ([fe80::81f8:300e:d90:d49]) by DM5PR2101MB1128.namprd21.prod.outlook.com ([fe80::81f8:300e:d90:d49%3]) with mapi id 15.20.1164.008; Fri, 21 Sep 2018 08:26:05 +0000 From: Chris Co To: "edk2-devel@lists.01.org" CC: Ard Biesheuvel , Leif Lindholm , Michael D Kinney Thread-Topic: [PATCH edk2-platforms 14/27] Silicon/NXP: Add i.MX6 GPT and EPIT timer headers Thread-Index: AQHUUYS9Y57z1bDqZkOLCocHvrJGZw== Date: Fri, 21 Sep 2018 08:26:05 +0000 Message-ID: <20180921082542.35768-15-christopher.co@microsoft.com> References: <20180921082542.35768-1-christopher.co@microsoft.com> In-Reply-To: <20180921082542.35768-1-christopher.co@microsoft.com> Accept-Language: en-US X-MS-Has-Attach: X-MS-TNEF-Correlator: x-clientproxiedby: MWHPR17CA0054.namprd17.prod.outlook.com (2603:10b6:300:93::16) To DM5PR2101MB1128.namprd21.prod.outlook.com (2603:10b6:4:a8::20) x-ms-exchange-messagesentrepresentingtype: 1 x-originating-ip: [2001:4898:80e8:8:388a:edc9:7085:c18] x-ms-publictraffictype: Email x-microsoft-exchange-diagnostics: 1; DM5PR2101MB0727; 6:tQvIppUT59uxEWIwWAj4xv29a/JewX/KadflX7Iyr7qkK0bUn558THxBvNwm2jPGndpSr0AhUMRhvHI/ysLD1WADaMx6h9N+iVMZuMeNO0WKpzwT8lycV7vfZin9/YDKtY29/HiWLTX/AtBfXm5ZEsTv2/qLBPsDZcaqE/0653/Cnyad6fKchtDiesKhxovqb2LpKMgAgoq7aI2X0Q+UpFjd7qI7Vtscngz3sqVyzVFSkE0i6ZWLb4/0RziX8ZPLlCIMn2M7+h8EFWwJjnml78ACsusUyPV4CE3XBexsB0zcB84uO8JCMFFLFWQmhtaa48b3O5ccTtDr803oCRta3X0lBbz/nj7nPt0YoJ7GLRaTR1uvOimiEDVtSlmNGqaJoIL8Pg7BnWnu+N0qwp4mVLKyZPmW0qELNVGcdr/PhaheWjo1x/WZnLh9/uQvBxFHwQ1ui8q0xATivQck4olrPA==; 5:a5hKDL/a50sracd+qtU0zBUnrSRj6tg3aJnhAQpU7HGnsbXRuhRudxgEGDz93xM79YUee/bhAgwutZlKXbJ9ZDl6qgrauLVPiYf/kEWy86HgfYRd2owzBsN8WLH8f/CBSw5Y37RfTAGEf71YyKqSee5lOsnUGDGhpTzziKXsO+U=; 7:Whv+AI6+llf2bFEZVyEyJBe8DfueHoznUBElimuOtlAfBGEsKpPXl/uonEsVzRiKQ/3vj7VgrFCm1Gen+d58jP8TMzaeuYzXLov1grjf73HCFmz/XzVIj47Lx3HXT19uqFuJ3CWvcRv2Rmqo+hzQuWlx5smypyO88Md11jMEpdz2pI7lZGuZTDcH+bnzLYxAiXcQ9eFDKuN7oENuB6Tdmekmf9CIhuJ1j0MooXn+dBGICZobHDXmbKJ5qgMaAQSw x-ms-office365-filtering-correlation-id: 4be61c0e-cc39-4723-c519-08d61f9bdf8c x-ms-office365-filtering-ht: Tenant x-microsoft-antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(4534165)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(4618075)(2017052603328)(7193020); SRVR:DM5PR2101MB0727; x-ms-traffictypediagnostic: DM5PR2101MB0727: x-microsoft-antispam-prvs: x-exchange-antispam-report-test: UriScan:(28532068793085)(89211679590171)(12401385986421)(228905959029699); x-ms-exchange-senderadcheck: 1 x-exchange-antispam-report-cfa-test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3231355)(2280164)(944501410)(52105095)(2018427008)(93006095)(93001095)(3002001)(10201501046)(6055026)(149027)(150027)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123562045)(20161123560045)(20161123564045)(20161123558120)(201708071742011)(7699051)(76991041); SRVR:DM5PR2101MB0727; BCL:0; PCL:0; RULEID:; SRVR:DM5PR2101MB0727; x-forefront-prvs: 0802ADD973 x-forefront-antispam-report: SFV:NSPM; SFS:(10019020)(1496009)(39860400002)(396003)(136003)(376002)(366004)(346002)(199004)(189003)(8676002)(81156014)(25786009)(446003)(2900100001)(102836004)(46003)(52116002)(6346003)(81166006)(11346002)(105586002)(2351001)(8936002)(386003)(4326008)(76176011)(6506007)(10090500001)(5250100002)(7736002)(2616005)(486006)(305945005)(53376002)(6116002)(186003)(16799955002)(1076002)(2501003)(476003)(6916009)(99286004)(22452003)(97736004)(45954006)(71200400001)(71190400001)(72206003)(478600001)(966005)(6306002)(10290500003)(5640700003)(14454004)(36756003)(86362001)(19627235002)(6436002)(15188155005)(2906002)(53946003)(86612001)(106356001)(54906003)(316002)(6486002)(256004)(6512007)(14444005)(68736007)(5660300001)(53936002)(60540400001); DIR:OUT; SFP:1102; SCL:1; SRVR:DM5PR2101MB0727; H:DM5PR2101MB1128.namprd21.prod.outlook.com; FPR:; SPF:None; LANG:en; PTR:InfoNoRecords; A:1; MX:1; received-spf: None (protection.outlook.com: microsoft.com does not designate permitted sender hosts) authentication-results: spf=none (sender IP is ) smtp.mailfrom=Christopher.Co@microsoft.com; x-microsoft-antispam-message-info: KuRTrTKyE6XzvWeoTuY875c3p5SeTTqTAs25MddcnL2BWE5On+AaQ0/rwzrg2L8u1GlY6gPF0T3GSI88mKz9LduSrIU6Wp14qHbvfYPmbqgaOF/aqpYMOHglB2SeJWFtv0JznYFshnMTScjEnWKgURDN51R6K1RB3NHnYlBB4JxxBEH2kFuCBNinlZrp2yHuIj3dbadzmpMYUOEhC06wNGWEBJN0z1XBEwXBIsGvsJLOTsVtFhvQ+PmqS2xiBnZYQ/WVnaxXCRtMBE9FaU3Pp/DMdufvd6sx8ydCwKVWLQ4je26y2S+w3qp2l09y7ISf69+iPbEbAoW/grkKd4QResW02ga2xcg/Ig5Jj0EAFBDjE27Xvy75wSmcsHybO8LPiGKh5xRWljn6ZN2Wo39yG79ZlG+CDM24EoUmCIYZywzYc3Fhm7SbpsAW+FiA7p6i1txKMFK8L9AbtUPA+Dn81LJJYV7FP62bauB7f1ETxBp241Cq4StEQ0v6GQ/ich75LZqoYS2Lmv8XLoMLe7OqW2E9yxVTExePmA6uBRnScAOplgyb8vyyBbt+e04BPlx8 spamdiagnosticoutput: 1:99 spamdiagnosticmetadata: NSPM MIME-Version: 1.0 X-OriginatorOrg: microsoft.com X-MS-Exchange-CrossTenant-Network-Message-Id: 4be61c0e-cc39-4723-c519-08d61f9bdf8c X-MS-Exchange-CrossTenant-originalarrivaltime: 21 Sep 2018 08:26:05.3878 (UTC) X-MS-Exchange-CrossTenant-fromentityheader: Hosted X-MS-Exchange-CrossTenant-id: 72f988bf-86f1-41af-91ab-2d7cd011db47 X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR2101MB0727 Subject: [PATCH edk2-platforms 14/27] Silicon/NXP: Add i.MX6 GPT and EPIT timer headers X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 21 Sep 2018 08:26:08 -0000 Content-Language: en-US Content-Type: text/plain; charset="iso-8859-1" Content-Transfer-Encoding: quoted-printable This adds the definitions for the NXP i.MX6 General Purpose Timer and the Enhanced Periodic Interrupt Timer modules. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Christopher Co Cc: Ard Biesheuvel Cc: Leif Lindholm Cc: Michael D Kinney --- Silicon/NXP/iMX6Pkg/Include/common_epit.h | 118 +++++++++ Silicon/NXP/iMX6Pkg/Include/common_gpt.h | 271 ++++++++++++++++++++ 2 files changed, 389 insertions(+) diff --git a/Silicon/NXP/iMX6Pkg/Include/common_epit.h b/Silicon/NXP/iMX6Pk= g/Include/common_epit.h new file mode 100644 index 000000000000..485d6ccbc51e --- /dev/null +++ b/Silicon/NXP/iMX6Pkg/Include/common_epit.h @@ -0,0 +1,118 @@ +/** @file +* +* Provides definitions for the EPIT (Enhanced Periodic Interrupt Timer) +* module that are common to Freescale SoCs. +* +* Copyright (c) 2018 Microsoft Corporation. All rights reserved. +* Copyright (c) 2004-2010, Freescale Semiconductor, Inc. All Rights Reser= ved. +* +* This program and the accompanying materials +* are licensed and made available under the terms and conditions of the B= SD License +* which accompanies this distribution. The full text of the license may = be found at +* http://opensource.org/licenses/bsd-license.php +* +* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. +* +**/ + +#ifndef __COMMON_EPIT_H +#define __COMMON_EPIT_H + +typedef struct { + UINT32 CR; + UINT32 SR; + UINT32 LR; + UINT32 CMPR; + UINT32 CNT; +} CSP_EPIT_REG, *PCSP_EPIT_REG; + +#define EPIT_CR_OFFSET 0x0000 +#define EPIT_SR_OFFSET 0x0004 +#define EPIT_LR_OFFSET 0x0008 +#define EPIT_CMPR_OFFSET 0x000C +#define EPIT_CNR_OFFSET 0x0010 + +#define EPIT_CR_EN_LSH 0 +#define EPIT_CR_ENMOD_LSH 1 +#define EPIT_CR_OCIEN_LSH 2 +#define EPIT_CR_RLD_LSH 3 +#define EPIT_CR_PRESCALAR_LSH 4 +#define EPIT_CR_SWR_LSH 16 +#define EPIT_CR_IOVW_LSH 17 +#define EPIT_CR_DBGEN_LSH 18 +#define EPIT_CR_WAITEN_LSH 19 +#define EPIT_CR_DOZEN_LSH 20 +#define EPIT_CR_STOPEN_LSH 21 +#define EPIT_CR_OM_LSH 22 +#define EPIT_CR_CLKSRC_LSH 24 + +#define EPIT_SR_OCIF_LSH 0 +#define EPIT_LR_LOAD_LSH 0 +#define EPIT_CMPR_COMPARE_LSH 0 +#define EPIT_CNT_COUNT_LSH 0 + +#define EPIT_CR_EN_WID 1 +#define EPIT_CR_ENMOD_WID 1 +#define EPIT_CR_OCIEN_WID 2 +#define EPIT_CR_RLD_WID 1 +#define EPIT_CR_PRESCALAR_WID 12 +#define EPIT_CR_SWR_WID 1 +#define EPIT_CR_IOVW_WID 1 +#define EPIT_CR_DBGEN_WID 1 +#define EPIT_CR_WAITEN_WID 1 +#define EPIT_CR_DOZEN_WID 1 +#define EPIT_CR_STOPEN_WID 1 +#define EPIT_CR_OM_WID 2 +#define EPIT_CR_CLKSRC_WID 2 + +#define EPIT_SR_OCIF_WID 1 +#define EPIT_LR_LOAD_WID 32 +#define EPIT_CMPR_COMPARE_WID 32 +#define EPIT_CNT_COUNT_WID 32 + +// CR +#define EPIT_CR_EN_DISABLE 0 +#define EPIT_CR_EN_ENABLE 1 + +#define EPIT_CR_ENMOD_RESUME 0 +#define EPIT_CR_ENMOD_LOAD 1 + +#define EPIT_CR_OCIEN_DISABLE 0 +#define EPIT_CR_OCIEN_ENABLE 1 + +#define EPIT_CR_RLD_ROLLOVER 0 +#define EPIT_CR_RLD_RELOAD 1 + +#define EPIT_CR_SWR_NORESET 0 +#define EPIT_CR_SWR_RESET 1 + +#define EPIT_CR_IOVW_NOOVR 0 +#define EPIT_CR_IOVW_OVR 1 + +#define EPIT_CR_DBGEN_INACTIVE 0 +#define EPIT_CR_DBGEN_ACTIVE 1 + +#define EPIT_CR_WAITEN_DISABLE 0 +#define EPIT_CR_WAITEN_ENABLE 1 + +#define EPIT_CR_DOZEN_DISABLE 0 +#define EPIT_CR_DOZEN_ENABLE 1 + +#define EPIT_CR_STOPEN_DISABLE 0 +#define EPIT_CR_STOPEN_ENABLE 1 + +#define EPIT_CR_OM_DICONNECT 0 +#define EPIT_CR_OM_TOGGLE 1 +#define EPIT_CR_OM_CLEAR 2 +#define EPIT_CR_OM_SET 3 + +#define EPIT_CR_CLKSRC_OFF 0 +#define EPIT_CR_CLKSRC_IPGCLK 1 +#define EPIT_CR_CLKSRC_HIGHFREQ 2 // High freq is sourcing from PERC= LK +#define EPIT_CR_CLKSRC_CKIL 3 + +// CNT +#define EPIT_CNT_COUNT_MAX 0xFFFFFFFF + +#endif // __COMMON_EPIT_H diff --git a/Silicon/NXP/iMX6Pkg/Include/common_gpt.h b/Silicon/NXP/iMX6Pkg= /Include/common_gpt.h new file mode 100644 index 000000000000..7fdfc25d819f --- /dev/null +++ b/Silicon/NXP/iMX6Pkg/Include/common_gpt.h @@ -0,0 +1,271 @@ +/** @file +* +* Provides definitions for the GPT (General Purpose Timer) module +* that are common to Freescale SoCs. +* +* Copyright (c) 2018 Microsoft Corporation. All rights reserved. +* Copyright (c) 2004-2010, Freescale Semiconductor, Inc. All Rights Reser= ved. +* +* This program and the accompanying materials +* are licensed and made available under the terms and conditions of the B= SD License +* which accompanies this distribution. The full text of the license may = be found at +* http://opensource.org/licenses/bsd-license.php +* +* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. +* +**/ + +#ifndef __COMMON_GPT_H +#define __COMMON_GPT_H + +typedef struct { + UINT32 CR; + UINT32 PR; + UINT32 SR; + UINT32 IR; + UINT32 OCR1; + UINT32 OCR2; + UINT32 OCR3; + UINT32 ICR1; + UINT32 ICR2; + UINT32 CNT; +} CSP_GPT_REGS, *PCSP_GPT_REGS; + +#define GPT_CR_OFFSET 0x0000 +#define GPT_PR_OFFSET 0x0004 +#define GPT_SR_OFFSET 0x0008 +#define GPT_IR_OFFSET 0x000C +#define GPT_OCR1_OFFSET 0x0010 +#define GPT_OCR2_OFFSET 0x0014 +#define GPT_OCR3_OFFSET 0x0018 +#define GPT_ICR1_OFFSET 0x001C +#define GPT_ICR2_OFFSET 0x0020 +#define GPT_CNT_OFFSET 0x0024 + + +#define GPT_CR_EN_LSH 0 +#define GPT_CR_ENMOD_LSH 1 +#define GPT_CR_DBGEN_LSH 2 +#define GPT_CR_WAITEN_LSH 3 +#define GPT_CR_STOPEN_LSH 5 +#define GPT_CR_CLKSRC_LSH 6 +#define GPT_CR_FRR_LSH 9 +#if defined(CPU_IMX6SX) || defined(CPU_IMX6SDL) +#define GPT_CR_EN_24M_LSH 10 +#endif +#define GPT_CR_SWR_LSH 15 +#define GPT_CR_IM1_LSH 16 +#define GPT_CR_IM2_LSH 18 +#define GPT_CR_OM1_LSH 20 +#define GPT_CR_OM2_LSH 23 +#define GPT_CR_OM3_LSH 26 +#define GPT_CR_FO1_LSH 29 +#define GPT_CR_FO2_LSH 30 +#define GPT_CR_FO3_LSH 31 + +#define GPT_PR_PRESCALER_LSH 0 + +#define GPT_SR_OF1_LSH 0 +#define GPT_SR_OF2_LSH 1 +#define GPT_SR_OF3_LSH 2 +#define GPT_SR_IF1_LSH 3 +#define GPT_SR_IF2_LSH 4 +#define GPT_SR_ROV_LSH 5 + +#define GPT_IR_OF1IE_LSH 0 +#define GPT_IR_OF2IE_LSH 1 +#define GPT_IR_OF3IE_LSH 2 +#define GPT_IR_IF1IE_LSH 3 +#define GPT_IR_IF2IE_LSH 4 +#define GPT_IR_ROVIE_LSH 5 + +#define GPT_OCR1_COMP_LSH 0 +#define GPT_OCR2_COMP_LSH 0 +#define GPT_OCR3_COMP_LSH 0 +#define GPT_ICR1_CAPT_LSH 0 +#define GPT_ICR2_CAPT_LSH 0 +#define GPT_CNT_COUNT_LSH 0 + +#define GPT_CR_EN_WID 1 +#define GPT_CR_ENMOD_WID 1 +#define GPT_CR_DBGEN_WID 1 +#define GPT_CR_WAITEN_WID 1 +#define GPT_CR_STOPEN_WID 1 +#define GPT_CR_CLKSRC_WID 3 +#define GPT_CR_FRR_WID 1 +#if defined(CPU_IMX6SX) || defined(CPU_IMX6SDL) +#define GPT_CR_EN_24M_WID 1 +#endif +#define GPT_CR_SWR_WID 1 +#define GPT_CR_IM1_WID 2 +#define GPT_CR_IM2_WID 2 +#define GPT_CR_OM1_WID 3 +#define GPT_CR_OM2_WID 3 +#define GPT_CR_OM3_WID 3 +#define GPT_CR_FO1_WID 1 +#define GPT_CR_FO2_WID 1 +#define GPT_CR_FO3_WID 1 + +#define GPT_PR_PRESCALER_WID 12 + +#define GPT_SR_OF1_WID 1 +#define GPT_SR_OF2_WID 1 +#define GPT_SR_OF3_WID 1 +#define GPT_SR_IF1_WID 1 +#define GPT_SR_IF2_WID 1 +#define GPT_SR_ROV_WID 1 + +#define GPT_IR_OF1IE_WID 1 +#define GPT_IR_OF2IE_WID 1 +#define GPT_IR_OF3IE_WID 1 +#define GPT_IR_IF1IE_WID 1 +#define GPT_IR_IF2IE_WID 1 +#define GPT_IR_ROVIE_WID 1 + +#define GPT_OCR1_COMP_WID 32 +#define GPT_OCR2_COMP_WID 32 +#define GPT_OCR3_COMP_WID 32 +#define GPT_ICR1_CAPT_WID 32 +#define GPT_ICR2_CAPT_WID 32 +#define GPT_CNT_COUNT_WID 32 + + +//------------------------------------------------------------------------= ------ +// REGISTER BIT WRITE VALUES +//------------------------------------------------------------------------= ------ + +// GPTCR +#define GPT_CR_EN_ENABLE 1 // GPT enabled +#define GPT_CR_EN_DISABLE 0 // GPT disabled + +#define GPT_CR_ENMOD_RESET 1 // GPT counter reset to + // 0 when disabled +#define GPT_CR_ENMOD_RETAIN 0 // GPT counter retains + // value when disabled + +#define GPT_CR_DBGEN_ENABLE 1 // GPT enabled in debug mode +#define GPT_CR_DBGEN_DISABLE 0 // GPT disabled in debug mode + +#define GPT_CR_WAITEN_ENABLE 1 // GPT enabled in wait mode +#define GPT_CR_WAITEN_DISABLE 0 // GPT disabled in wait mode + +#define GPT_CR_STOPEN_ENABLE 1 // GPT enabled in stopdoze mode +#define GPT_CR_STOPEN_DISABLE 0 // GPT disabled in stopoze mode + +#if defined(CPU_IMX6DQ) || defined (CPU_IMX6DQP) +#define GPT_CR_CLKSRC_NOCLK 0 // No clock to GPT +#define GPT_CR_CLKSRC_IPGCLK 1 // ipg_clk is the clock source +#define GPT_CR_CLKSRC_HIGHFREQ 2 // ipg_clk_highfreq +#define GPT_CR_CLKSRC_EXTCLK 3 // ipp_gpt_clkin (external clock +// from pad) is the clock source +#define GPT_CR_CLKSRC_CLK32K 4 // ipg_clk_32k is clock source +#define GPT_CR_CLKSRC_CLK8M 5 // crystal oscillator divided by= 8 is clock source +#define GPT_CR_CLKSRC_CLK24M 7 // crystal oscillator (24 Mhz) i= s clock source +#elif defined(CPU_IMX6SDL) +#define GPT_CR_CLKSRC_NOCLK 0 // No clock to GPT +#define GPT_CR_CLKSRC_IPGCLK 1 // Peripheral Clock +#define GPT_CR_CLKSRC_HIGHFREQ 2 // High Frequency Reference Cloc= k +#define GPT_CR_CLKSRC_EXTCLK 3 // External Clock (CLKIN) +#define GPT_CR_CLKSRC_LOWFREQ 4 // Low Frequency Reference Clock +#define GPT_CR_CLKSRC_CLK24M 5 // Crystal oscillator as Referen= ce Clock +#elif defined(CPU_IMX6SX) +#define GPT_CR_CLKSRC_NOCLK 0 // No clock to GPT +#define GPT_CR_CLKSRC_PERIPHCLK 1 // Peripheral Clock +#define GPT_CR_CLKSRC_HIGHFREQ 2 // High Frequency Reference Cloc= k +#define GPT_CR_CLKSRC_EXTCLK 3 // External Clock (CLKIN) +#define GPT_CR_CLKSRC_LOWFREQ 4 // Low Frequency Reference Clock +#define GPT_CR_CLKSRC_CLK24M 5 // Crystal oscillator as Referen= ce Clock +#else +#error CPU Preprocessor Flag Not Defined +#endif + +#define GPT_CR_FRR_FREERUN 1 // Freerun mode (counter + // continues after compare) +#define GPT_CR_FRR_RESTART 0 // Restart mode (counter set + // to zero after compare) +#if defined(CPU_IMX6SX) || defined(CPU_IMX6SDL) +#define GPT_CR_EN_24M_DISABLE 0 // 24M clock disabled +#define GPT_CR_EN_24M_ENABLE 1 // 24M clock enabled +#endif + +#define GPT_CR_SWR_RESET 1 // Self-clearing software reset +#define GPT_CR_SWR_NORESET 0 // Do not activate software rese= t + +#define GPT_CR_IM1_DISABLE 0 // Capture Disabled +#define GPT_CR_IM1_EDGE_RISE 1 // Capture on rising edge +#define GPT_CR_IM1_EDGE_FALL 2 // Capture on falling edge +#define GPT_CR_IM1_EDGE_BOTH 3 // Capture on both edges + +#define GPT_CR_IM2_DISABLE 0 // Capture Disabled +#define GPT_CR_IM2_EDGE_RISE 1 // Capture on rising edge +#define GPT_CR_IM2_EDGE_FALL 2 // Capture on falling edge +#define GPT_CR_IM2_EDGE_BOTH 3 // Capture on both edges + +#define GPT_CR_OM1_DISABLE 0 // Compare generates no response +#define GPT_CR_OM1_TOGGLE 1 // Compare toggles output pin +#define GPT_CR_OM1_CLEAR 2 // Compare clears output pin +#define GPT_CR_OM1_SET 3 // Compare sets output pin +#define GPT_CR_OM1_PULSE 4 // Compare event generates a + // single count duration pulse + // on output pin + +#define GPT_CR_OM2_DISABLE 0 // Compare generates no response +#define GPT_CR_OM2_TOGGLE 1 // Compare toggles output pin +#define GPT_CR_OM2_CLEAR 2 // Compare clears output pin +#define GPT_CR_OM2_SET 3 // Compare sets output pin +#define GPT_CR_OM2_PULSE 4 // Compare event generates a + // single count duration pulse + // on output pin + +#define GPT_CR_OM3_DISABLE 0 // Compare generates no response +#define GPT_CR_OM3_TOGGLE 1 // Compare toggles output pin +#define GPT_CR_OM3_CLEAR 2 // Compare clears output pin +#define GPT_CR_OM3_SET 3 // Compare sets output pin +#define GPT_CR_OM3_PULSE 4 // Compare event generates a + // single count duration pulse + // on output pin + +#define GPT_CR_FO1_FORCE 1 // Force pin action programmed + // for output compare 1 pin. + // Pin is self-negating. +#define GPT_CR_FO1_NOFORCE 0 // Do not force pin + +#define GPT_CR_FO2_FORCE 1 // Force pin action programmed + // for output compare 1 pin + // Pin is self-negating. +#define GPT_CR_FO2_NOFORCE 0 // Do not force pin + +#define GPT_CR_FO3_FORCE 1 // Force pin action programmed + // for output compare 1 pin + // Pin is self-negating. +#define GPT_CR_FO3_NOFORCE 0 // Do not force pin + +// GPTSR +#define GPT_SR_OF1_STATUS_CLEAR 1 // Output compare 1 status clear +#define GPT_SR_OF2_STATUS_CLEAR 1 // Output compare 2 status clear +#define GPT_SR_OF3_STATUS_CLEAR 1 // Output compare 3 status clear +#define GPT_SR_IF1_STATUS_CLEAR 1 // Input capture 1 status clear +#define GPT_SR_IF2_STATUS_CLEAR 1 // Input capture 2 status clear +#define GPT_SR_ROV_STATUS_CLEAR 1 // Rollover status clear + +// GPTIR +#define GPT_IR_OF1IE_INT_ENABLE 1 // Output compare 1 int enabled +#define GPT_IR_OF1IE_INT_DISABLE 0 // Output compare 1 int disabled + +#define GPT_IR_OF2IE_INT_ENABLE 1 // Output compare 2 int enabled +#define GPT_IR_OF2IE_INT_DISABLE 0 // Output compare 2 int disabled + +#define GPT_IR_OF3IE_INT_ENABLE 1 // Output compare 3 int enabled +#define GPT_IR_OF3IE_INT_DISABLE 0 // Output compare 3 int disabled + +#define GPT_IR_IF1IE_INT_ENABLE 1 // Input capture 1 int enabled +#define GPT_IR_IF1IE_INT_DISABLE 0 // Input capture 1 int disabled + +#define GPT_IR_IF2IE_INT_ENABLE 1 // Input capture 2 int enabled +#define GPT_IR_IF2IE_INT_DISABLE 0 // Input capture 2 int disabled + +#define GPT_IR_ROVIE_INT_ENABLE 1 // Rollover int enabled +#define GPT_IR_ROVIE_INT_DISABLE 0 // Rollover int disabled + +#endif // __COMMON_GPT_H --=20 2.16.2.gvfs.1.33.gf5370f1