public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: Leif Lindholm <leif.lindholm@linaro.org>
To: Ard Biesheuvel <ard.biesheuvel@linaro.org>
Cc: edk2-devel@lists.01.org
Subject: Re: [PATCH v2 edk2-platforms] Silicon/SynQuacerPciCpuIo2Dxe: fix PCIe I/O translation
Date: Fri, 9 Nov 2018 13:34:15 +0000	[thread overview]
Message-ID: <20181109133415.z75x5qg2dgd4egw3@bivouac.eciton.net> (raw)
In-Reply-To: <20181109075848.12029-1-ard.biesheuvel@linaro.org>


On Fri, Nov 09, 2018 at 08:58:48AM +0100, Ard Biesheuvel wrote:
> Commit 9dd8190e4995 ("Silicon/SynQuacer: tweak PCI I/O windows for
> ACPI/Linux support") updated the min/max/offset definitions for the
> PCIe I/O resource windows on SynQuacer, and updated the read path of
> the platform's EfiCpuIo2 protocol implementation, but failed to update
> the write path as well, resulting in spurious errors if when attempting
> to write to PCIe I/O ports on PCIe RC #1, which uses translation for the
> I/O BAR window.
> 
> Contributed-under: TianoCore Contribution Agreement 1.1
> Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org>

Much neater, thank you.
Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>

> ---
> v2: use helper function and temp vars
> 
>  Silicon/Socionext/SynQuacer/Drivers/SynQuacerPciCpuIo2Dxe/SynQuacerPciCpuIo2Dxe.c | 62 ++++++++++++--------
>  1 file changed, 37 insertions(+), 26 deletions(-)
> 
> diff --git a/Silicon/Socionext/SynQuacer/Drivers/SynQuacerPciCpuIo2Dxe/SynQuacerPciCpuIo2Dxe.c b/Silicon/Socionext/SynQuacer/Drivers/SynQuacerPciCpuIo2Dxe/SynQuacerPciCpuIo2Dxe.c
> index 736b20cd5129..049657231cab 100644
> --- a/Silicon/Socionext/SynQuacer/Drivers/SynQuacerPciCpuIo2Dxe/SynQuacerPciCpuIo2Dxe.c
> +++ b/Silicon/Socionext/SynQuacer/Drivers/SynQuacerPciCpuIo2Dxe/SynQuacerPciCpuIo2Dxe.c
> @@ -354,6 +354,37 @@ CpuMemoryServiceWrite (
>    return EFI_SUCCESS;
>  }
>  
> +STATIC
> +EFI_STATUS
> +TranslateIoAddress (
> +  IN  OUT UINT64                 *Address
> +  )
> +{
> +  UINT64 Start;
> +  UINT64 End;
> +  UINT64 Shift;
> +
> +  Start = SYNQUACER_PCI_SEG0_PORTIO_MIN + SYNQUACER_PCI_SEG0_PORTIO_OFFSET;
> +  End   = SYNQUACER_PCI_SEG0_PORTIO_MAX + SYNQUACER_PCI_SEG0_PORTIO_OFFSET;
> +  Shift = SYNQUACER_PCI_SEG0_PORTIO_MEMBASE - SYNQUACER_PCI_SEG0_PORTIO_OFFSET;
> +
> +  if (*Address >= Start && *Address <= End) {
> +    *Address += Shift;
> +    return EFI_SUCCESS;
> +  }
> +
> +  Start = SYNQUACER_PCI_SEG1_PORTIO_MIN + SYNQUACER_PCI_SEG1_PORTIO_OFFSET;
> +  End   = SYNQUACER_PCI_SEG1_PORTIO_MAX + SYNQUACER_PCI_SEG1_PORTIO_OFFSET;
> +  Shift = SYNQUACER_PCI_SEG1_PORTIO_MEMBASE - SYNQUACER_PCI_SEG1_PORTIO_OFFSET;
> +
> +  if (*Address >= Start && *Address <= End) {
> +    *Address += Shift;
> +    return EFI_SUCCESS;
> +  }
> +  ASSERT (FALSE);
> +  return EFI_INVALID_PARAMETER;
> +}
> +
>  /**
>    Reads I/O registers.
>  
> @@ -415,22 +445,9 @@ CpuIoServiceRead (
>      return Status;
>    }
>  
> -  if ((Address >= (SYNQUACER_PCI_SEG0_PORTIO_MIN +
> -                   SYNQUACER_PCI_SEG0_PORTIO_OFFSET)) &&
> -      (Address <= (SYNQUACER_PCI_SEG0_PORTIO_MAX +
> -                   SYNQUACER_PCI_SEG0_PORTIO_OFFSET))) {
> -    Address += SYNQUACER_PCI_SEG0_PORTIO_MEMBASE -
> -               SYNQUACER_PCI_SEG0_PORTIO_OFFSET;
> -  } else if ((Address >= (SYNQUACER_PCI_SEG1_PORTIO_MIN +
> -                          SYNQUACER_PCI_SEG1_PORTIO_OFFSET)) &&
> -             (Address <= (SYNQUACER_PCI_SEG1_PORTIO_MAX +
> -                          SYNQUACER_PCI_SEG1_PORTIO_OFFSET))) {
> -    Address += SYNQUACER_PCI_SEG1_PORTIO_MEMBASE -
> -               SYNQUACER_PCI_SEG1_PORTIO_OFFSET;
> -
> -  } else {
> -    ASSERT (FALSE);
> -    return EFI_INVALID_PARAMETER;
> +  Status = TranslateIoAddress (&Address);
> +  if (EFI_ERROR (Status)) {
> +    return Status;
>    }
>  
>    //
> @@ -518,16 +535,9 @@ CpuIoServiceWrite (
>      return Status;
>    }
>  
> -  if ((Address >= SYNQUACER_PCI_SEG0_PORTIO_MIN) &&
> -      (Address <= SYNQUACER_PCI_SEG0_PORTIO_MAX)) {
> -    Address += SYNQUACER_PCI_SEG0_PORTIO_MEMBASE;
> -  } else if ((Address >= SYNQUACER_PCI_SEG1_PORTIO_MIN) &&
> -             (Address <= SYNQUACER_PCI_SEG1_PORTIO_MAX)) {
> -    Address += SYNQUACER_PCI_SEG1_PORTIO_MEMBASE;
> -
> -  } else {
> -    ASSERT (FALSE);
> -    return EFI_INVALID_PARAMETER;
> +  Status = TranslateIoAddress (&Address);
> +  if (EFI_ERROR (Status)) {
> +    return Status;
>    }
>  
>    //
> -- 
> 2.19.1
> 


  reply	other threads:[~2018-11-09 13:34 UTC|newest]

Thread overview: 3+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-11-09  7:58 [PATCH v2 edk2-platforms] Silicon/SynQuacerPciCpuIo2Dxe: fix PCIe I/O translation Ard Biesheuvel
2018-11-09 13:34 ` Leif Lindholm [this message]
2018-11-19 18:22   ` Ard Biesheuvel

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20181109133415.z75x5qg2dgd4egw3@bivouac.eciton.net \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox