From: Leif Lindholm <leif.lindholm@linaro.org>
To: Prasanth Pulla <Prasanth.Pulla@arm.com>
Cc: Ming Huang <ming.huang@linaro.org>,
"linaro-uefi@lists.linaro.org" <linaro-uefi@lists.linaro.org>,
"edk2-devel@lists.01.org" <edk2-devel@lists.01.org>,
"graeme.gregory@linaro.org" <graeme.gregory@linaro.org>,
"ard.biesheuvel@linaro.org" <ard.biesheuvel@linaro.org>,
"michael.d.kinney@intel.com" <michael.d.kinney@intel.com>,
"lersek@redhat.com" <lersek@redhat.com>,
"wanghuiqiang@huawei.com" <wanghuiqiang@huawei.com>,
"huangming23@huawei.com" <huangming23@huawei.com>,
"zhangjinsong2@huawei.com" <zhangjinsong2@huawei.com>,
"huangdaode@hisilicon.com" <huangdaode@hisilicon.com>,
"john.garry@huawei.com" <john.garry@huawei.com>,
"xinliang.liu@linaro.org" <xinliang.liu@linaro.org>,
"zhangfeng56@huawei.com" <zhangfeng56@huawei.com>
Subject: Re: [PATCH edk2-non-osi v1 4/4] Hisilicon/D06: Fix SBSA PE-15 failed issue
Date: Wed, 14 Nov 2018 17:27:20 +0000 [thread overview]
Message-ID: <20181114172719.l65qglyy5aqmonlt@bivouac.eciton.net> (raw)
In-Reply-To: <VI1PR0802MB2429E5F586F38308E5BE8D6182C30@VI1PR0802MB2429.eurprd08.prod.outlook.com>
On Wed, Nov 14, 2018 at 08:53:55AM +0000, Prasanth Pulla wrote:
> > > The result in DDR may rewrite by cache data. The essence of this
> > > problem is that primary core and slave core access the same area with
> > > different cache attribute.
> > > Configure L3T register to fix this issue;
> >
> > Does this change have any performance implications?
> >
> > Prasanth: would PE test 15 not be _expected_ to fail if primary and
> > secondary cores access the buffers with different cachability attributes?
>
> No this is not expected. I will work with the team and see if we can
> enhance the ACS code to detect this and work in this scenario.
But the architecture itself does not guarantee this scenario should
work?
/
Leif
prev parent reply other threads:[~2018-11-14 17:27 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-10-29 3:51 [PATCH edk2-non-osi v1 0/4] Upload D06 binary modules for SBSA test Ming Huang
2018-10-29 3:51 ` [PATCH edk2-non-osi v1 1/4] Hisilicon/D06: Add cpu on/off feature in TrustedFirmware Ming Huang
2018-11-14 1:07 ` Leif Lindholm
2018-11-14 14:35 ` Ming Huang
2018-10-29 3:51 ` [PATCH edk2-non-osi v1 2/4] Hisilicon/D06: Fix SBSA test case 42 failed issues Ming Huang
2018-11-14 1:06 ` Leif Lindholm
2018-10-29 3:51 ` [PATCH edk2-non-osi v1 3/4] Hisilicon/D06: Fix set usb reg failed issue Ming Huang
2018-11-14 0:56 ` Leif Lindholm
2018-11-14 14:50 ` Ming Huang
2018-10-29 3:51 ` [PATCH edk2-non-osi v1 4/4] Hisilicon/D06: Fix SBSA PE-15 " Ming Huang
2018-11-14 1:05 ` Leif Lindholm
2018-11-14 14:55 ` Ming Huang
[not found] ` <VI1PR0802MB2429E5F586F38308E5BE8D6182C30@VI1PR0802MB2429.eurprd08.prod.outlook.com>
2018-11-14 17:27 ` Leif Lindholm [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181114172719.l65qglyy5aqmonlt@bivouac.eciton.net \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox