From: Leif Lindholm <leif.lindholm@linaro.org>
To: Chris Co <Christopher.Co@microsoft.com>
Cc: "edk2-devel@lists.01.org" <edk2-devel@lists.01.org>,
Michael D Kinney <michael.d.kinney@intel.com>,
Ard Biesheuvel <ard.biesheuvel@linaro.org>
Subject: Re: [PATCH edk2-platforms 25/27] Platform/Solidrun: Add Hummingboard Peripheral Initialization
Date: Sat, 15 Dec 2018 12:12:39 +0000 [thread overview]
Message-ID: <20181215121239.rrkwlv36h5ukjs2i@bivouac.eciton.net> (raw)
In-Reply-To: <20180921082542.35768-26-christopher.co@microsoft.com>
On Fri, Sep 21, 2018 at 08:26:17AM +0000, Chris Co wrote:
> This adds support to initialize the different peripherals on
> the Solidrun i.MX 6Quad Hummingboard Edge. It will initialize the
> pad mux and clocks for the different peripherals.
>
> Contributed-under: TianoCore Contribution Agreement 1.1
> Signed-off-by: Christopher Co <christopher.co@microsoft.com>
> Cc: Michael D Kinney <michael.d.kinney@intel.com>
> Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org>
> Cc: Leif Lindholm <leif.lindholm@linaro.org>
> ---
> Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.c | 634 ++++++++++++++++++
> Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.h | 705 ++++++++++++++++++++
> Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardLib.inf | 91 +++
> 3 files changed, 1430 insertions(+)
I would prefer for the directory to be
HummingBoardEdge/Library/iMX6BoardLib2GBQ or similar. No _ in names.
>
> diff --git a/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.c b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.c
> new file mode 100644
> index 000000000000..73e63484288c
> --- /dev/null
> +++ b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.c
> @@ -0,0 +1,634 @@
> +/** @file
> +*
> +* Copyright (c) 2018 Microsoft Corporation. All rights reserved.
> +* Copyright 2018 NXP
> +*
> +* This program and the accompanying materials
> +* are licensed and made available under the terms and conditions of the BSD License
> +* which accompanies this distribution. The full text of the license may be found at
> +* http://opensource.org/licenses/bsd-license.php
> +*
> +* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
> +* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
> +*
> +**/
> +
> +#include <IndustryStandard/Tpm20.h>
> +#include <IndustryStandard/Tpm2Acpi.h>
> +
> +#include <Library/ArmPlatformLib.h>
> +#include <Library/BaseMemoryLib.h>
> +#include <Library/DebugLib.h>
> +#include <Library/IoLib.h>
> +#include <Library/PcdLib.h>
> +#include <Library/PrintLib.h>
> +#include <Library/SerialPortLib.h>
> +#include <Library/TimerLib.h>
> +
> +#include "iMX6BoardInit.h"
> +
> +STATIC CONST IMX_CLK_GATE GatesToTurnOff[] = {
m-prefix.
> + IMX_ASRC_CLK_ENABLE,
> + IMX_CAN1_CLK_ENABLE,
> + IMX_CAN1_SERIAL_CLK_ENABLE,
> + IMX_CAN2_CLK_ENABLE,
> + IMX_CAN2_SERIAL_CLK_ENABLE,
> + IMX_DCIC1_CLK_ENABLE,
> + IMX_DCIC2_CLK_ENABLE,
> + IMX_DTCP_CLK_ENABLE,
> + IMX_ECSPI1_CLK_ENABLE,
> + IMX_ECSPI2_CLK_ENABLE,
> + IMX_ECSPI3_CLK_ENABLE,
> + IMX_ECSPI4_CLK_ENABLE,
> + IMX_ECSPI5_CLK_ENABLE,
> + IMX_ENET_CLK_ENABLE,
> + IMX_ESAI_CLK_ENABLE,
> + IMX_I2C1_SERIAL_CLK_ENABLE,
> + IMX_I2C2_SERIAL_CLK_ENABLE,
> + IMX_I2C3_SERIAL_CLK_ENABLE,
> + IMX_IIM_CLK_ENABLE,
> + IMX_IPSYNC_IP2APB_TZASC1_IPG_MASTER_CLK_ENABLE,
> + IMX_IPSYNC_IP2APB_TZASC2_IPG_MASTER_CLK_ENABLE,
> + IMX_IPSYNC_VDOA_IPG_MASTER_CLK_ENABLE,
> + IMX_IPU1_DI1_CLK_ENABLE,
> + IMX_IPU2_CLK_ENABLE,
> + IMX_IPU2_DI0_CLK_ENABLE,
> + IMX_IPU2_DI1_CLK_ENABLE,
> + IMX_LDB_DI0_CLK_ENABLE,
> + IMX_LDB_DI1_CLK_ENABLE,
> + IMX_MIPI_CORE_CFG_CLK_ENABLE,
> + IMX_MLB_CLK_ENABLE,
> + IMX_PL301_MX6QPER1_BCHCLK_ENABLE,
> + IMX_PWM2_CLK_ENABLE,
> + IMX_PWM3_CLK_ENABLE,
> + IMX_PWM4_CLK_ENABLE,
> + IMX_RAWNAND_U_BCH_INPUT_APB_CLK_ENABLE,
> + IMX_RAWNAND_U_GPMI_BCH_INPUT_BCH_CLK_ENABLE,
> + IMX_RAWNAND_U_GPMI_BCH_INPUT_GPMI_IO_CLK_ENABLE,
> + IMX_RAWNAND_U_GPMI_INPUT_APB_CLK_ENABLE,
> + IMX_SPDIF_CLK_ENABLE,
> + IMX_SSI1_CLK_ENABLE,
> + IMX_SSI2_CLK_ENABLE,
> + IMX_SSI3_CLK_ENABLE,
> + IMX_EIM_SLOW_CLK_ENABLE,
> + IMX_VDOAXICLK_CLK_ENABLE,
> + IMX_VPU_CLK_ENABLE,
> +};
> +
> +STATIC CONST IMX_CLK_GATE GatesToTurnOn[] = {
m-prefix.
> + IMX_SDMA_CLK_ENABLE,
> + IMX_SPBA_CLK_ENABLE,
> + IMX_GPT_SERIAL_CLK_ENABLE,
> + IMX_USBOH3_CLK_ENABLE,
> + IMX_PWM1_CLK_ENABLE
> +};
> +
> +STATIC IMX_PAD GpioPins[] = {
m-prefix.
> + IMX_PAD_ENET_RX_ER,
> + IMX_PAD_EIM_A22,
> + IMX_PAD_EIM_A21,
> + IMX_PAD_EIM_A20,
> + IMX_PAD_EIM_A19,
> + IMX_PAD_EIM_A18,
> + IMX_PAD_EIM_A17,
> + IMX_PAD_EIM_A16,
> + IMX_PAD_EIM_EB0,
> + IMX_PAD_EIM_EB1,
> + IMX_PAD_EIM_DA0,
> + IMX_PAD_EIM_DA1,
> + IMX_PAD_EIM_DA2,
> + IMX_PAD_EIM_DA3,
> + IMX_PAD_EIM_DA4,
> + IMX_PAD_EIM_DA5,
> + IMX_PAD_EIM_DA6,
> + IMX_PAD_EIM_DA7,
> + IMX_PAD_EIM_DA8,
> + IMX_PAD_EIM_DA9,
> + IMX_PAD_EIM_DA10,
> + IMX_PAD_EIM_DA11,
> + IMX_PAD_EIM_DA12,
> + IMX_PAD_EIM_DA13,
> + IMX_PAD_EIM_DA14,
> + IMX_PAD_EIM_DA15,
> + IMX_PAD_EIM_D26,
> + IMX_PAD_EIM_D27,
> + IMX_PAD_EIM_D30,
> + IMX_PAD_EIM_D31,
> + IMX_PAD_EIM_A24,
> + IMX_PAD_EIM_A23,
> + IMX_PAD_GPIO_16,
> +};
> +
> +CONST IMX_CLK_GATE UartClockGatesToTurnOn[] = {
m-prefix.
> + IMX_PLL3_MAIN_CLK, // IMX_UART_CLK_ENABLE,
> + IMX_UART_CLK_ROOT // UART_SERIAL_CLK_ENABLE,
> +};
> +
> +/**
> + Turn off clock gates which are not needed during boot. The PEP is responsible
> + to ungate clocks as needed.
> +**/
> +STATIC
> +VOID
> +GateUnusedClocks (
> + VOID
> + )
> +{
> + ImxClkPwrSetClockGates (
> + GatesToTurnOff,
> + sizeof (GatesToTurnOff) / sizeof (GatesToTurnOff[0]),
ARRAY_SIZE.
> + IMX_CLOCK_GATE_STATE_OFF);
> +}
> +
> +/**
> + Turn on required clocks, that are not handled by the PEP.
> +**/
> +STATIC
> +VOID
> +UngateRequiredClocks (
> + VOID
> + )
> +{
> + ImxClkPwrSetClockGates (
> + GatesToTurnOn,
> + sizeof (GatesToTurnOn) / sizeof (GatesToTurnOn[0]),
> + IMX_CLOCK_GATE_STATE_ON);
> +}
> +
> +STATIC
> +VOID
> +EnetInit (
> + VOID
> + )
> +{
> + volatile IMX_CCM_ANALOG_REGISTERS *pCcmAnalogReg;
No volatile, no Hungarian notation. Throughout.
> + IMX_CCM_ANALOG_PLL_ENET_REG CcmAnalogPllReg;
> + UINT32 Counter;
> +
> + // Apply ENET pin-muxing configurations (ALT 1)
> + ImxPadConfig (IMX_PAD_ENET_MDIO, IMX_PAD_ENET_MDIO_ENET_MDIO);
> + ImxPadConfig (IMX_PAD_ENET_MDC, IMX_PAD_ENET_MDC_ENET_MDC);
> + ImxPadConfig (IMX_PAD_KEY_ROW4, IMX_PAD_CFG_KEY_ROW4_GPIO4_IO15);
> + ImxPadConfig (IMX_PAD_DI0_PIN2, IMX_PAD_DI0_PIN2_GPIO4_IO18);
> + ImxPadConfig (IMX_PAD_GPIO_16, IMX_PAD_GPIO_16_ENET_REF_CLK);
> + ImxPadConfig (IMX_PAD_ENET_REF_CLK, IMX_PAD_ENET_REF_CLK_ENET_REF_CLK);
> + ImxPadConfig (IMX_PAD_RGMII_TD0, IMX_PAD_RGMII_TD0_RGMII_TD0);
> + ImxPadConfig (IMX_PAD_RGMII_TD1, IMX_PAD_RGMII_TD1_RGMII_TD1);
> + ImxPadConfig (IMX_PAD_RGMII_TD2, IMX_PAD_RGMII_TD2_RGMII_TD2);
> + ImxPadConfig (IMX_PAD_RGMII_TD3, IMX_PAD_RGMII_TD3_RGMII_TD3);
> + ImxPadConfig (IMX_PAD_RGMII_TXC, IMX_PAD_RGMII_TXC_RGMII_TXC);
> + ImxPadConfig (IMX_PAD_RGMII_TX_CTL, IMX_PAD_RGMII_TX_CTL_RGMII_TX_CTL);
> +
> + ImxPadConfig (IMX_PAD_RGMII_RD0, IMX_PAD_RGMII_RD0_ENET_RGMII_RD0);
> + ImxPadConfig (IMX_PAD_RGMII_RD1, IMX_PAD_RGMII_RD1_ENET_RGMII_RD1);
> + ImxPadConfig (IMX_PAD_RGMII_RD2, IMX_PAD_RGMII_RD2_ENET_RGMII_RD2);
> + ImxPadConfig (IMX_PAD_RGMII_RD3, IMX_PAD_RGMII_RD3_ENET_RGMII_RD3);
> + ImxPadConfig (IMX_PAD_RGMII_RXC, IMX_PAD_RGMII_RXC_ENET_RGMII_RXC);
> + ImxPadConfig (IMX_PAD_RGMII_RX_CTL, IMX_PAD_RGMII_RX_CTL_RGMII_RX_CTL);
> +
> + // Enable ENET PLL, also required for PCIe
> + pCcmAnalogReg = (IMX_CCM_ANALOG_REGISTERS *)IMX_CCM_ANALOG_BASE;
> + CcmAnalogPllReg.AsUint32 = MmioRead32 ((UINTN)&pCcmAnalogReg->PLL_ENET);
> + CcmAnalogPllReg.POWERDOWN = 0;
> + CcmAnalogPllReg.ENABLE = 1;
> + MmioWrite32 ((UINTN)&pCcmAnalogReg->PLL_ENET, CcmAnalogPllReg.AsUint32);
> +
> + for (Counter = 0; Counter < 100; Counter++) {
> + CcmAnalogPllReg.AsUint32 = MmioRead32 ((UINTN)&pCcmAnalogReg->PLL_ENET);
> + if (CcmAnalogPllReg.LOCK != 0) {
> + break;
> + }
> + MicroSecondDelay (100);
> + }
> + if (CcmAnalogPllReg.LOCK == 0) {
> + DEBUG ((DEBUG_ERROR, "%a: PLL_ENET is not locked!\n", __FUNCTION__));
> + return;
> + }
> +
> + // Enable PCIe output 125Mhz
> + CcmAnalogPllReg.BYPASS = 0;
> + CcmAnalogPllReg.ENABLE_125M = 1;
> + CcmAnalogPllReg.DIV_SELECT = PLL_ENET_DIV_SELECT_25MHZ;
> + MmioWrite32 ((UINTN)&pCcmAnalogReg->PLL_ENET, CcmAnalogPllReg.AsUint32);
> + MicroSecondDelay (50000);
> +
> + if (CcmAnalogPllReg.LOCK == 0) {
> + DEBUG ((DEBUG_ERROR, "%a: PLL_ENET is not locked!\n", __FUNCTION__));
> + }
> +}
> +
> +/**
> + Set SSI3 clock dividers to provide a bit clock capable of
> + providing a clock suitable for stereo 44.1 KHz playback at 32 bit
> + from PLL3 PFD2 which runs at 508.2 MHz.
> +
> + We only need to scale down the PLL3 FPD2 clock by 1:15 to provide a
> + reference clock. The WDM audio class driver will later setup additional
> + dividers in the SSI3 block to provide the required bit clock rate.
> +
> + This routine also handles all GPIO/PadConfig init required for audio.
> +**/
> +STATIC
> +VOID
> +SetupAudio (
> + VOID
> + )
> +{
> + volatile IMX_CCM_REGISTERS *pCcmReg;
> + IMX_CCM_CCOSR_REG CcosrReg;
> + IMX_CCM_CS1CDR_REG CsicdrReg;
> +
> + pCcmReg = (IMX_CCM_REGISTERS *)IMX_CCM_BASE;
> + CsicdrReg = (IMX_CCM_CS1CDR_REG) MmioRead32 ((UINTN)&pCcmReg->CS1CDR);
> + CsicdrReg.ssi3_clk_pred = 0; // divide by 1.
> + CsicdrReg.ssi3_clk_podf = 14; // divide by 15.
> + MmioWrite32 ((UINTN)&pCcmReg->CS1CDR, CsicdrReg.AsUint32);
> +
> + // Enable output on CCM_CLKO1, select pll3_sw_clk/2 as the source.
> + CcosrReg = (IMX_CCM_CCOSR_REG) MmioRead32 ((UINTN)&pCcmReg->CCOSR);
> + CcosrReg.CLKO1_SEL = 0;
> + CcosrReg.CLKO1_DIV = 0;
> + CcosrReg.CLKO1_EN = 1;
> +
> + MmioWrite32 ((UINTN)&pCcmReg->CCOSR, CcosrReg.AsUint32);
> + // Set GPIO05 alt config to ALT3 (CCM_CLKO1).
> + // This clock drives the master clock for the audio codec.
> + ImxPadConfig (IMX_PAD_GPIO_5, IMX_PAD_CFG_GPIO_5_CCM_CLKO1);
> +
> + // Set alt config for KEY_COL0, KEY_ROW0, KEY_COL1 to ALT2 (AUD5_TXC/TXD/TXFS)
> + // DSP_DAT19 is set to ALT3 for AUD5_RXD.
> + ImxPadConfig (IMX_PAD_KEY_COL0, IMX_PAD_CFG_KEY_COL0_AUD5_TXC);
> + ImxPadConfig (IMX_PAD_KEY_ROW0, IMX_PAD_CFG_KEY_ROW0_AUD5_TXD);
> + ImxPadConfig (IMX_PAD_KEY_COL1, IMX_PAD_CFG_KEY_COL1_AUD5_TXFS);
> + ImxPadConfig (IMX_PAD_DISP0_DAT19, IMX_PAD_CFG_DISP0_DAT19_AUD5_RXD);
> +}
> +
> +/**
> + Initialize clock and power for modules on the SoC.
> +**/
> +VOID
> +ImxClkPwrInit (
> + VOID
> + )
> +{
> + EFI_STATUS Status;
> +
> + GateUnusedClocks();
> + UngateRequiredClocks();
> +
> + if (FeaturePcdGet (PcdGpuEnable)) {
> + Status = ImxClkPwrGpuEnable ();
> + ASSERT_EFI_ERROR (Status);
> + }
> +
> + if (FeaturePcdGet (PcdLvdsEnable)) {
> + Status = ImxClkPwrIpuLDBxEnable ();
> + ASSERT_EFI_ERROR (Status);
> + }
> +
> + Status = ImxClkPwrIpuDIxEnable();
> + ASSERT_EFI_ERROR (Status);
> +
> + ASSERT_EFI_ERROR (ImxClkPwrValidateClocks ());
> +}
> +
> +/**
> + Initialize SDHC modules on the SOC and perform required pin-muxing
> +**/
> +VOID
> +SdhcInit (
> + VOID
> + )
> +{
> + // uSDHC2: SDCard Socket
> + ImxPadConfig (IMX_PAD_SD2_CLK, IMX_PAD_CFG_SD2_CLK_SD2_CLK);
> + ImxPadConfig (IMX_PAD_SD2_CMD, IMX_PAD_CFG_SD2_CMD_SD2_CMD);
> + ImxPadConfig (IMX_PAD_SD2_DAT0, IMX_PAD_CFG_SD2_DAT0_SD2_DATA0);
> + ImxPadConfig (IMX_PAD_SD2_DAT1, IMX_PAD_CFG_SD2_DAT1_SD2_DATA1);
> + ImxPadConfig (IMX_PAD_SD2_DAT2, IMX_PAD_CFG_SD2_DAT2_SD2_DATA2);
> + ImxPadConfig (IMX_PAD_SD2_DAT3, IMX_PAD_CFG_SD2_DAT3_SD2_DATA3);
> + ImxPadConfig (IMX_PAD_GPIO_4, IMX_PAD_CFG_GPIO_4_SD2_CD_B);
> + ImxPadConfig (IMX_PAD_KEY_ROW1, IMX_PAD_CFG_KEY_ROW1_SD2_VSELECT);
> +
> +#if DEBUG
Hmm. #if DEBUG and #ifdef DEBUG appears to be used somewhat
interchangingly.
On the whole, although I haven't mentioned it before, I would also
prefer to see "#if !defined(MDEPKG_NDEBUG)" - more idiomatic.
You can then add
GCC:RELEASE_*_*_CC_FLAGS = -DMDEPKG_NDEBUG
to the platform/SoC .dsc(.inc).
> + DEBUG ((DEBUG_INIT, "uSDHC2 PAD Config:\n"));
> + ImxPadDumpConfig ("CLK", IMX_PAD_SD2_CLK);
> + ImxPadDumpConfig ("CMD", IMX_PAD_SD2_CMD);
> + ImxPadDumpConfig ("DAT0", IMX_PAD_SD2_DAT0);
> + ImxPadDumpConfig ("DAT1", IMX_PAD_SD2_DAT1);
> + ImxPadDumpConfig ("DAT2", IMX_PAD_SD2_DAT2);
> + ImxPadDumpConfig ("DAT3", IMX_PAD_SD2_DAT3);
> + ImxPadDumpConfig ("VSELECT", IMX_PAD_KEY_ROW1);
> + ImxPadDumpConfig ("CD", IMX_PAD_GPIO_4);
> +#endif // DEBUG
> +
> + // Power-on SDCard through the GPIO signal connected to
> + // Q1 MOSFET Gate acting as a switch to SDCard VDD supply voltage
> + ImxPadConfig (IMX_PAD_DISP0_DAT9, IMX_PAD_CFG_DISP0_DAT9_GPIO4_IO30);
> + ImxGpioDirection (IMX_GPIO_BANK4, 30, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK4, 30, IMX_GPIO_LOW);
> +
> + // Pre-configure the GPIO ALT5 of all SD2_* pads to be input pins.
> + // SD2_CLK: GPIO1_IO10
> + ImxGpioDirection (IMX_GPIO_BANK1, 10, IMX_GPIO_DIR_INPUT);
> +
> + // SD2_CMD: GPIO1_IO11
> + ImxGpioDirection (IMX_GPIO_BANK1, 11, IMX_GPIO_DIR_INPUT);
> +
> + // SD2_DATA0: GPIO1_IO15
> + ImxGpioDirection (IMX_GPIO_BANK1, 15, IMX_GPIO_DIR_INPUT);
> +
> + // SD2_DATA1: GPIO1_IO14
> + ImxGpioDirection (IMX_GPIO_BANK1, 14, IMX_GPIO_DIR_INPUT);
> +
> + // SD2_DATA2: GPIO1_IO13
> + ImxGpioDirection (IMX_GPIO_BANK1, 13, IMX_GPIO_DIR_INPUT);
> +
> + // SD2_DATA3: GPIO1_IO12
> + ImxGpioDirection (IMX_GPIO_BANK1, 12, IMX_GPIO_DIR_INPUT);
> +
> + // uSDHC3: eMMC Socket
> + ImxPadConfig (IMX_PAD_SD3_CLK, IMX_PAD_CFG_SD3_CLK_SD3_CLK);
> + ImxPadConfig (IMX_PAD_SD3_CMD, IMX_PAD_CFG_SD3_CMD_SD3_CMD);
> + ImxPadConfig (IMX_PAD_SD3_RST, IMX_PAD_CFG_SD3_RST_SD3_RST);
> + ImxPadConfig (IMX_PAD_SD3_DAT0, IMX_PAD_CFG_SD3_DAT0_SD3_DATA0);
> + ImxPadConfig (IMX_PAD_SD3_DAT1, IMX_PAD_CFG_SD3_DAT1_SD3_DATA1);
> + ImxPadConfig (IMX_PAD_SD3_DAT2, IMX_PAD_CFG_SD3_DAT2_SD3_DATA2);
> + ImxPadConfig (IMX_PAD_SD3_DAT3, IMX_PAD_CFG_SD3_DAT3_SD3_DATA3);
> + ImxPadConfig (IMX_PAD_SD3_DAT4, IMX_PAD_CFG_SD3_DAT4_SD3_DATA4);
> + ImxPadConfig (IMX_PAD_SD3_DAT5, IMX_PAD_CFG_SD3_DAT5_SD3_DATA5);
> + ImxPadConfig (IMX_PAD_SD3_DAT6, IMX_PAD_CFG_SD3_DAT6_SD3_DATA6);
> + ImxPadConfig (IMX_PAD_SD3_DAT7, IMX_PAD_CFG_SD3_DAT7_SD3_DATA7);
> +}
> +
> +/**
> + Initialize EHCI modules on the SOC and perform required pin-muxing.
> + This routine also initializes PHY0(OTG) and PHY1 (USBH1).
> +**/
> +VOID
> +EhciInit (
> + VOID
> + )
> +{
> + volatile IMX_IOMUXC_GPR_REGISTERS *pIoMuxGprReg;
> + IMX_IOMUXC_GPR1_REG IoMuxGpr1Reg;
> +
> + // Pin-mux OTG Over Current
> + ImxPadConfig (IMX_PAD_KEY_COL4, IMX_PAD_CFG_KEY_COL4_USB_OTG_OC);
> +
> + // Pin-mux and enable OTG power
> + ImxPadConfig (IMX_PAD_EIM_D22, IMX_PAD_CFG_EIM_DATA22_GPIO3_IO22_USB_OTG_PWR);
> + ImxGpioDirection (IMX_GPIO_BANK3, 22, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK3, 22, IMX_GPIO_HIGH);
> +
> + // Pin-mux and configure USB_OTG_ID as HOST
> + ImxPadConfig (IMX_PAD_GPIO_1, IMX_PAD_CFG_GPIO01_USB_OTG_ID_HOST);
> +
> + // Configure USB_OTG_ID pin
> + pIoMuxGprReg = (IMX_IOMUXC_GPR_REGISTERS *) IOMUXC_GPR_BASE_ADDRESS;
> + IoMuxGpr1Reg = (IMX_IOMUXC_GPR1_REG) MmioRead32 ((UINTN)&pIoMuxGprReg->GPR1);
> + IoMuxGpr1Reg.USB_OTG_ID_SEL = IMX_IOMUXC_GPR1_USB_OTG_ID_SEL_GPIO_1;
> + MmioWrite32 ((UINTN)&pIoMuxGprReg->GPR1, IoMuxGpr1Reg.AsUint32);
> +
> + // Pin-mux and enable USBH1 power
> + ImxPadConfig (IMX_PAD_GPIO_0, IMX_PAD_CFG_GPIO0_GPIO1_IO0_USBH1_PWR);
> + ImxGpioDirection (IMX_GPIO_BANK1, 0, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK1, 0, IMX_GPIO_HIGH);
> +
> + // Initialize PHY0 (OTG)
> + ImxUsbPhyInit (IMX_USBPHY0);
> +
> + // Initialize PHY1 (USBH1)
> + ImxUsbPhyInit (IMX_USBPHY1);
> +}
> +
> +/**
> + Initialize I2C modules on the SOC and perform required pin-muxing
> +**/
> +VOID
> +I2cInit (
> + VOID
> + )
> +{
> + // Enable 1.8V and 3.3V power rails for sensors connected to I2C1.
> + // The SENSOR_PWR_EN on EIM_EB3 line powers the pullups on I2c1.
> + ImxPadConfig (IMX_PAD_EIM_EB3, IMX_PAD_CFG_EIM_EB3_GPIO2_IO31);
> + ImxGpioDirection (IMX_GPIO_BANK2, 31, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK2, 31, IMX_GPIO_HIGH); // set GPIO2_IO31 to 1
> + DEBUG ((DEBUG_INFO, "%a: Mux IMX_PAD_EIM_EB3 to GPIO Alt5. Set GPIO2_IO31\n",
> + __FUNCTION__));
> +
> + // Configure I2C1. EIM_D21 is I2C1_SCL and EIM_D28 is I2C1_SDA. Alt6, Alt1
> + ImxPadConfig (IMX_PAD_EIM_D21, IMX_PAD_CFG_EIM_D21_I2C1_SCL);
> + ImxPadConfig (IMX_PAD_EIM_D28, IMX_PAD_CFG_EIM_D28_I2C1_SDA);
> + DEBUG ((DEBUG_INFO, "%a: I2C1 pin muxed via EIM D28,21\n", __FUNCTION__));
> +
> + // I2C2 is used by GOP/Windows display driver. Do not configure I2C2 SCL via KEY_COL3, SDA via KEY_ROW3
> +
> + // Configure I2C3 SCL via EIM_D17, SDA via EIM_D18. Inputs Alt6
> + ImxPadConfig (IMX_PAD_EIM_D17, IMX_PAD_CFG_EIM_D17_I2C3_SCL);
> + ImxPadConfig (IMX_PAD_EIM_D18, IMX_PAD_CFG_EIM_D18_I2C3_SDA);
> + DEBUG ((DEBUG_INFO, "%a: I2C3 pin muxed EIM_D17, 18\n", __FUNCTION__));
> +}
> +
> +/**
> + Initialize SPI modules on the SOC and perform required pin-muxing
> +**/
> +VOID
> +SpiInit (
> + VOID
> + )
> +{
> + UINT32 RegValue;
> + // On Hummingboard only ESPI2 is exposed.
> + // Configure the return path for ECSPI2_MISO
> + RegValue = MmioRead32 (IOMUXC_ECSPI2_MISO_SELECT_INPUT);
> + RegValue &= ~3;
A #define for that 3?
> + RegValue |= (IMX_IOMUXC_ECSPI2_MISO_EIM_OE_B_ALT2 << 0);
That << 0 doesn't really add any clarity.
> + MmioWrite32 (IOMUXC_ECSPI2_MISO_SELECT_INPUT, RegValue);
> +}
> +
> +/**
> + Initialize PCI Express module on the SOC and perform required pin-muxing
> +**/
> +VOID
> +PcieInit (
> + VOID
> + )
> +{
> + // PCIe GPIO Reset
> + ImxPadConfig (IMX_PAD_SD4_DAT3, IMX_PAD_CFG_SD4_DATA3_GPIO2_IO11);
> + ImxGpioDirection (IMX_GPIO_BANK2, 11, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK2, 11, IMX_GPIO_LOW);
> +}
> +
> +/**
> + Initialize exposed GPIO pins on carrier board. By default some
> + pins are set to CMOS inputs while others are set to Schmitt
> + triggers. Normalize them all to Schmitt trigger inputs by setting
> + the hysteresis bit (16) in the pad ctl register.
> +**/
> +VOID
> +GpioInit (
> + VOID
> + )
> +{
> + UINT32 i;
> + IMX_PAD CurPad;
> +
> + for (i = 0; i < sizeof (GpioPins) / sizeof (IMX_PAD); ++i) {
> + CurPad = GpioPins[i];
> + MmioOr32 (IMX_IOMUXC_BASE + _IMX_PAD_CTL_OFFSET (CurPad), 1 << 16);
A #define for that 1 << 16?
> + }
> +}
> +
> +/**
> + Initalize the PWM controllers
> + PWM1 is exposed through Mikrobus header
> + Pinmux pad DISP0_DAT8 to (ALT2) PWM1_OUT
> +**/
> +VOID
> +PwmInit (
> + VOID
> + )
> +{
> + ImxPadConfig (IMX_PAD_DISP0_DAT8, IMX_PAD_CFG_DISP0_DAT8_PWM1_OUT);
> +}
> +
> +/**
> + Initalize the UART controllers
> +**/
> +VOID
> +UartInit (
> + VOID
> + )
> +{
> + // UARTs share same Clock:
> + // PLL3 (480 MHz) -> pll3_sw_clk -> CG -> /6 -> uart_clk_root = 80 MHz
> + ImxClkPwrSetClockGates (
> + UartClockGatesToTurnOn,
> + sizeof (UartClockGatesToTurnOn) / sizeof (UartClockGatesToTurnOn[0]),
ARRAY_SIZE
> + IMX_CLOCK_GATE_STATE_ON);
> +
> + // Configure pin mux for UART 1 and UART 3
> + ImxPadConfig (IMX_PAD_CSI0_DAT11, IMX_PAD_UART1_RX_DATA);
> + ImxPadConfig (IMX_PAD_CSI0_DAT10, IMX_PAD_UART1_TX_DATA);
> + ImxPadConfig (IMX_PAD_EIM_D25, IMX_PAD_UART3_RX_DATA);
> + ImxPadConfig (IMX_PAD_EIM_D24, IMX_PAD_UART3_TX_DATA);
> +
> + SerialPortInitialize ();
> + SerialPortWrite (
> + (UINT8 *)SERIAL_DEBUG_PORT_INIT_MSG,
> + (UINTN)sizeof (SERIAL_DEBUG_PORT_INIT_MSG));
> +}
> +
> +/**
> + Initialize the TPM2 control area.
> +**/
> +VOID
> +Tpm2AcpiControlAreaInit (
> + VOID
> + )
> +{
> + EFI_TPM2_ACPI_CONTROL_AREA *pControlArea;
> + EFI_PHYSICAL_ADDRESS BaseAddress;
> + UINT32 BufferSize;
> +
> + BaseAddress = PcdGet64 (PcdTpm2AcpiBufferBase);
> + BufferSize = PcdGet32 (PcdTpm2AcpiBufferSize);
> +
> + if ((BaseAddress == 0) || (BufferSize == 0)) {
> + // TPM not enabled
> + return;
> + }
> +
> + ASSERT (BufferSize >= EFI_PAGE_SIZE * 3);
> +
> + pControlArea = (EFI_TPM2_ACPI_CONTROL_AREA *) ((UINTN)BaseAddress);
> + ZeroMem (pControlArea, sizeof (EFI_TPM2_ACPI_CONTROL_AREA));
> + BufferSize = EFI_PAGE_SIZE;
> + pControlArea->Command = (UINT64) ((UINTN) (pControlArea + 1));
> + pControlArea->CommandSize = BufferSize;
> + pControlArea->Response = pControlArea->Command + BufferSize;
> + pControlArea->ResponseSize = BufferSize;
> +}
> +
> +/**
> + Initalize LVDS
> +**/
> +VOID
> +LvdsInit (
> + VOID
> + )
> +{
> + volatile IMX_CCM_REGISTERS *pCcmReg;
> + IMX_CCM_CCGR3_REG Ccgr3Reg;
> +
> + pCcmReg = (IMX_CCM_REGISTERS *) IMX_CCM_BASE;
> + Ccgr3Reg = (IMX_CCM_CCGR3_REG) MmioRead32 ((UINTN) &pCcmReg->CCGR[3]);
> + Ccgr3Reg.ldb_di0_clk_enable = 0x3;
> + MmioWrite32 ((UINTN) &pCcmReg->CCGR[3], Ccgr3Reg.AsUint32);
> +
> + // initalize backlight pin
> + ImxPadConfig (IMX_PAD_SD4_DAT1, IMX_PAD_CFG_SD4_DATA1_GPIO2_IO09);
> + ImxGpioDirection (IMX_GPIO_BANK2, 9, IMX_GPIO_DIR_OUTPUT);
> + ImxGpioWrite (IMX_GPIO_BANK2, 9, IMX_GPIO_HIGH);
> +}
> +
> +/**
> + Initialize controllers that must setup at the early stage for iMX6 Quad
> +**/
> +RETURN_STATUS
> +ArmPlatformInitialize (
> + IN UINTN MpId
> + )
> +{
> + if (!ArmPlatformIsPrimaryCore (MpId)) {
> + return RETURN_SUCCESS;
> + }
> +
> + ImxClkPwrInit ();
> +
> + // initialize default UEFI debug port early so we can use its debug output
> + SerialPortInitialize ();
> + SerialPortWrite (
> + (UINT8 *)SERIAL_DEBUG_PORT_INIT_MSG,
> + (UINTN)sizeof (SERIAL_DEBUG_PORT_INIT_MSG));
> +
> + // Initialize timer early on because the following init path will be calling
> + // delay functions. PrePi.c calls ArmPlatformInitialize before it calls
> + // TimerConstructor to initialize the timer.
> + TimerConstructor ();
> +
> + SdhcInit ();
> + EhciInit ();
> + EnetInit ();
> + I2cInit ();
> + SpiInit ();
> + PcieInit ();
> + SetupAudio ();
> + GpioInit ();
> + PwmInit ();
> +
> + if (FeaturePcdGet (PcdLvdsEnable)) {
> + LvdsInit ();
> + }
> +
> + Tpm2AcpiControlAreaInit ();
> +
> + return RETURN_SUCCESS;
> +}
> +
> +/**
> + Return the current Boot Mode
> +
> + This function returns the boot reason on the platform
> +
> +**/
> +EFI_BOOT_MODE
> +ArmPlatformGetBootMode (
> + VOID
> + )
> +{
> + return BOOT_WITH_FULL_CONFIGURATION;
> +}
> diff --git a/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.h b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.h
> new file mode 100644
> index 000000000000..08ac78b16e8f
> --- /dev/null
> +++ b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardInit.h
> @@ -0,0 +1,705 @@
> +/** @file
> +*
> +* Copyright (c) 2018 Microsoft Corporation. All rights reserved.
> +*
> +* This program and the accompanying materials
> +* are licensed and made available under the terms and conditions of the BSD License
> +* which accompanies this distribution. The full text of the license may be found at
> +* http://opensource.org/licenses/bsd-license.php
> +*
> +* THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
> +* WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
> +*
> +**/
> +
> +#ifndef _IMX6_BOARD_INIT_H_
> +#define _IMX6_BOARD_INIT_H_
> +
> +#include <iMX6.h>
> +#include <iMX6ClkPwr.h>
> +#include <iMX6IoMux.h>
> +#include <iMX6Timer.h>
> +#include <iMX6UsbPhy.h>
> +
> +// Prebaked pad configurations that include mux and drive settings where
> +// each enum named as IMX_<MODULE-NAME>_PADCFG contains configurations
> +// for pads used by that module
> +typedef enum {
> + IMX_PAD_ENET_MDIO_ENET_MDIO = _IMX_MAKE_PADCFG (
Can you make the enum members CamelCase please?
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_ENABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_ENET_MDIO_ALT1_ENET_MDIO),
Urgh, sorry, but I probably missed that as feedback on "Silicon/NXP:
Add i.MX6 SoC header files", but enum members CamelCase everywhere
please. (Enum and macro names upper-case and _.)
/
Leif
> +
> + IMX_PAD_ENET_MDC_ENET_MDC = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_ENET_MDC_ALT1_ENET_MDC),
> +
> + IMX_PAD_CFG_KEY_ROW4_GPIO4_IO15 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_ROW4_ALT5_GPIO4_IO15),
> +
> + IMX_PAD_DI0_PIN2_GPIO4_IO18 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_DI0_PIN2_ALT5_GPIO4_IO18),
> +
> + IMX_PAD_GPIO_16_ENET_REF_CLK = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_16_ALT2_ENET_REF_CLK,
> + IOMUXC_ENET_REF_CLK_SELECT_INPUT,
> + GPIO16_ALT2),
> +
> + IMX_PAD_RGMII_TXC_RGMII_TXC = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TXC_ALT1_RGMII_TXC),
> +
> + IMX_PAD_RGMII_TD0_RGMII_TD0 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TD0_ALT1_RGMII_TD0),
> +
> + IMX_PAD_RGMII_TD1_RGMII_TD1 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TD1_ALT1_RGMII_TD1),
> +
> + IMX_PAD_RGMII_TD2_RGMII_TD2 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TD2_ALT1_RGMII_TD2),
> +
> + IMX_PAD_RGMII_TD3_RGMII_TD3 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TD3_ALT1_RGMII_TD3),
> +
> + IMX_PAD_RGMII_TX_CTL_RGMII_TX_CTL = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_TX_CTL_ALT1_RGMII_TX_CTL),
> +
> + IMX_PAD_ENET_REF_CLK_ENET_REF_CLK = _IMX_MAKE_PADCFG (
> + IMX_SRE_FAST,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_DISABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_ENET_REF_CLK_ALT1_ENET_TX_CLK),
> +
> + IMX_PAD_RGMII_RXC_ENET_RGMII_RXC = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RXC_ALT1_RGMII_RXC),
> +
> + IMX_PAD_RGMII_RD0_ENET_RGMII_RD0 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RD0_ALT1_RGMII_RD0),
> +
> + IMX_PAD_RGMII_RD1_ENET_RGMII_RD1 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RD1_ALT1_RGMII_RD1),
> +
> + IMX_PAD_RGMII_RD2_ENET_RGMII_RD2 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RD2_ALT1_RGMII_RD2),
> +
> + IMX_PAD_RGMII_RD3_ENET_RGMII_RD3 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RD3_ALT1_RGMII_RD3),
> +
> + IMX_PAD_RGMII_RX_CTL_RGMII_RX_CTL = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_KEEP,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_RGMII_RX_CTL_ALT1_RGMII_RX_CTL),
> +} IMX_ENET_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_EIM_DATA22_GPIO3_IO22_USB_OTG_PWR = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_EIM_D22_ALT5_GPIO3_IO22),
> +
> + IMX_PAD_CFG_KEY_COL4_USB_OTG_OC = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_LOW,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_COL4_ALT2_USB_OTG_OC,
> + IOMUXC_USB_OTG_OC_SELECT_INPUT,
> + KEY_COL4_ALT2),
> +
> + IMX_PAD_CFG_GPIO0_GPIO1_IO0_USBH1_PWR = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_0_ALT5_GPIO1_IO00),
> +
> + IMX_PAD_CFG_GPIO01_USB_OTG_ID_HOST = _IMX_MAKE_PADCFG (
> + IMX_SRE_FAST,
> + IMX_DSE_90_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PD,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_1_ALT3_USB_OTG_ID),
> +
> + IMX_PAD_CFG_GPIO01_USB_OTG_ID_DEVICE = _IMX_MAKE_PADCFG (
> + IMX_SRE_FAST,
> + IMX_DSE_90_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_1_ALT3_USB_OTG_ID),
> +} IMX_EHCI_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_SD4_DATA3_GPIO2_IO11 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD4_DAT3_ALT5_GPIO2_IO11),
> +} IMX_IMX6Q_PCIE_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_EIM_EB3_GPIO2_IO31 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_260_OHM,
> + IMX_SPEED_LOW,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_DISABLED,
> + IMX_SION_ENABLED,
> + IMX_IOMUXC_EIM_EB3_ALT5_GPIO2_IO31),
> +
> + IMX_PAD_CFG_EIM_D21_I2C1_SCL = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_FAST,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_ENABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_ENABLED,
> + IMX_IOMUXC_EIM_D21_ALT6_I2C1_SCL,
> + IOMUXC_I2C1_SCL_IN_SELECT_INPUT,
> + EIM_DATA21_ALT6),
> +
> + IMX_PAD_CFG_EIM_D28_I2C1_SDA = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_FAST,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_ENABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_ENABLED,
> + IMX_IOMUXC_EIM_D28_ALT1_I2C1_SDA,
> + IOMUXC_I2C1_SDA_IN_SELECT_INPUT,
> + EIM_DATA28_ALT1),
> +
> + IMX_PAD_CFG_EIM_D17_I2C3_SCL = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_FAST,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_ENABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_ENABLED,
> + IMX_IOMUXC_EIM_D17_ALT6_I2C3_SCL,
> + IOMUXC_I2C3_SCL_IN_SELECT_INPUT,
> + EIM_DATA17_ALT6),
> +
> + IMX_PAD_CFG_EIM_D18_I2C3_SDA = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_FAST,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_ENABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_ENABLED,
> + IMX_IOMUXC_EIM_D18_ALT6_I2C3_SDA,
> + IOMUXC_I2C3_SDA_IN_SELECT_INPUT,
> + EIM_DATA18_ALT6),
> +} IMX_I2C_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_GPIO_5_CCM_CLKO1 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_5_ALT3_CCM_CLKO1),
> +
> + IMX_PAD_CFG_KEY_COL0_AUD5_TXC = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_COL0_ALT2_AUD5_TXC,
> + IOMUXC_AUD5_INPUT_TXCLK_AMX_SELECT_INPUT,
> + KEY_COL0_ALT2),
> +
> + IMX_PAD_CFG_KEY_ROW0_AUD5_TXD = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_ROW0_ALT2_AUD5_TXD,
> + IOMUXC_AUD5_INPUT_DB_AMX_SELECT_INPUT,
> + KEY_ROW0_ALT2),
> +
> + IMX_PAD_CFG_KEY_COL1_AUD5_TXFS = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_COL1_ALT2_AUD5_TXFS,
> + IOMUXC_AUD5_INPUT_TXFS_AMX_SELECT_INPUT,
> + KEY_COL1_ALT2),
> +
> + IMX_PAD_CFG_DISP0_DAT19_AUD5_RXD = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_DISP0_DAT19_ALT3_AUD5_RXD,
> + IOMUXC_AUD5_INPUT_DA_AMX_SELECT_INPUT,
> + DISP0_DATA19_ALT3),
> +} IMX_AUDIO_PADCFG;
> +
> +typedef enum {
> + IMX_USDHC_CMD_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED),
> +
> + IMX_USDHC_CLK_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + 0,
> + 0,
> + IMX_HYS_ENABLED),
> +
> + IMX_USDHC_DAT_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED),
> +
> + IMX_USDHC_GPIO_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_LOW,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + 0,
> + 0,
> + IMX_HYS_ENABLED),
> +
> + IMX_USDHC_CD_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_LOW,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_47K_OHM_PU,
> + IMX_HYS_ENABLED),
> +
> + IMX_PAD_CFG_SD2_CLK_SD2_CLK = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_CLK_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_CLK_ALT0_SD2_CLK),
> +
> + IMX_PAD_CFG_SD2_CMD_SD2_CMD = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_CMD_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_CMD_ALT0_SD2_CMD),
> +
> + IMX_PAD_CFG_SD2_DAT0_SD2_DATA0 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_DAT0_ALT0_SD2_DATA0),
> +
> + IMX_PAD_CFG_SD2_DAT1_SD2_DATA1 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_DAT1_ALT0_SD2_DATA1),
> +
> + IMX_PAD_CFG_SD2_DAT2_SD2_DATA2 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_DAT2_ALT0_SD2_DATA2),
> +
> + IMX_PAD_CFG_SD2_DAT3_SD2_DATA3 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD2_DAT3_ALT0_SD2_DATA3),
> +
> + IMX_PAD_CFG_KEY_ROW1_SD2_VSELECT = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_GPIO_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_KEY_ROW1_ALT6_SD2_VSELECT),
> +
> + IMX_PAD_CFG_GPIO_4_SD2_CD_B = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_CD_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_GPIO_4_ALT6_SD2_CD_B),
> +
> + IMX_PAD_CFG_DISP0_DAT9_GPIO4_IO30 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_GPIO_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_DISP0_DAT9_ALT5_GPIO4_IO30),
> +} IMX_USDHC2_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_SD3_CLK_SD3_CLK = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_CLK_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_CLK_ALT0_SD3_CLK),
> +
> + IMX_PAD_CFG_SD3_CMD_SD3_CMD = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_CMD_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_CMD_ALT0_SD3_CMD),
> +
> + IMX_PAD_CFG_SD3_RST_SD3_RST = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_GPIO_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_RST_ALT0_SD3_RESET),
> +
> + IMX_PAD_CFG_SD3_DAT0_SD3_DATA0 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT0_ALT0_SD3_DATA0),
> +
> + IMX_PAD_CFG_SD3_DAT1_SD3_DATA1 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT1_ALT0_SD3_DATA1),
> +
> + IMX_PAD_CFG_SD3_DAT2_SD3_DATA2 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT2_ALT0_SD3_DATA2),
> +
> + IMX_PAD_CFG_SD3_DAT3_SD3_DATA3 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT3_ALT0_SD3_DATA3),
> +
> + IMX_PAD_CFG_SD3_DAT4_SD3_DATA4 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT4_ALT0_SD3_DATA4),
> +
> + IMX_PAD_CFG_SD3_DAT5_SD3_DATA5 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT5_ALT0_SD3_DATA5),
> +
> + IMX_PAD_CFG_SD3_DAT6_SD3_DATA6 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT6_ALT0_SD3_DATA6),
> +
> + IMX_PAD_CFG_SD3_DAT7_SD3_DATA7 = _IMX_MAKE_PADCFG2 (
> + IMX_USDHC_DAT_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD3_DAT7_ALT0_SD3_DATA7),
> +} IMX_USDHC3_PADCFG;
> +
> +typedef enum {
> + IMX_PWM_CLK_PAD_CTL = _IMX_MAKE_PAD_CTL (
> + IMX_SRE_FAST,
> + IMX_DSE_33_OHM,
> + IMX_SPEED_LOW,
> + IMX_ODE_DISABLE,
> + IMX_PKE_DISABLE,
> + 0,
> + 0,
> + IMX_HYS_ENABLED),
> +
> + IMX_PAD_CFG_DISP0_DAT8_PWM1_OUT = _IMX_MAKE_PADCFG2 (
> + IMX_PWM_CLK_PAD_CTL,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_DISP0_DAT8_ALT2_PWM1_OUT),
> +} IMX_PWM_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_UART1_RX_DATA = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM, // 25 Ohm @ 3.3V, 40 Ohm @ 1.8V
> + IMX_SPEED_MEDIUM, // 10 MEDIUM - 100, 150 MHz
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE, // 12 Pull/Keeper Enabled
> + IMX_PUE_PULL, // 13 Pull Enabled
> + IMX_PUS_100K_OHM_PU, // 14-15 100K Ohm Pull Up
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_CSI0_DAT11_ALT3_UART1_RX_DATA,
> + IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT,
> + CSI0_DATA11_ALT3),
> +
> + IMX_PAD_UART1_TX_DATA = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_CSI0_DAT10_ALT3_UART1_TX_DATA),
> +
> + IMX_PAD_UART3_RX_DATA = _IMX_MAKE_PADCFG_INPSEL (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_EIM_D25_ALT2_UART3_RX_DATA,
> + IOMUXC_UART3_UART_RX_DATA_SELECT_INPUT,
> + EIM_DATA25_ALT2),
> +
> + IMX_PAD_UART3_TX_DATA = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_EIM_D24_ALT2_UART3_TX_DATA),
> +} IMX_UART_PADCFG;
> +
> +typedef enum {
> + IMX_PAD_CFG_SD4_DATA1_GPIO2_IO09 = _IMX_MAKE_PADCFG (
> + IMX_SRE_SLOW,
> + IMX_DSE_40_OHM,
> + IMX_SPEED_MEDIUM,
> + IMX_ODE_DISABLE,
> + IMX_PKE_ENABLE,
> + IMX_PUE_PULL,
> + IMX_PUS_100K_OHM_PU,
> + IMX_HYS_ENABLED,
> + IMX_SION_DISABLED,
> + IMX_IOMUXC_SD4_DAT1_ALT5_GPIO2_IO09),
> +
> +} IMX_IMX6Q_LDB_PADCFG;
> +
> +#endif /* _IMX6_BOARD_INIT_H_ */
> diff --git a/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardLib.inf b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardLib.inf
> new file mode 100644
> index 000000000000..687b9a59930d
> --- /dev/null
> +++ b/Platform/SolidRun/HummingBoardEdge_iMX6Q_2GB/Library/iMX6BoardLib/iMX6BoardLib.inf
> @@ -0,0 +1,91 @@
> +#/* @file
> +#
> +# Copyright (c) 2018 Microsoft Corporation. All rights reserved.
> +#
> +# This program and the accompanying materials
> +# are licensed and made available under the terms and conditions of the BSD License
> +# which accompanies this distribution. The full text of the license may be found at
> +# http://opensource.org/licenses/bsd-license.php
> +#
> +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS,
> +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMPLIED.
> +#
> +#*/
> +
> +[Defines]
> + INF_VERSION = 0x0001001A
> + BASE_NAME = iMX6BoardLib
> + FILE_GUID = 736343a0-1d96-11e0-aaaa-0002a5d5c51b
> + MODULE_TYPE = BASE
> + VERSION_STRING = 1.0
> + LIBRARY_CLASS = ArmPlatformLib
> + DEFINE BOARD_LIB_COMMON_DIR = Silicon/NXP/iMX6Pkg/Library/iMX6BoardLib
> +
> +[Packages]
> + ArmPkg/ArmPkg.dec
> + ArmPlatformPkg/ArmPlatformPkg.dec
> + EmbeddedPkg/EmbeddedPkg.dec
> + MdeModulePkg/MdeModulePkg.dec
> + MdePkg/MdePkg.dec
> + Platform/Microsoft/OpteeClientPkg/OpteeClientPkg.dec
> + Silicon/NXP/iMX6Pkg/iMX6Pkg.dec
> + Silicon/NXP/iMXPlatformPkg/iMXPlatformPkg.dec
> +
> +[LibraryClasses]
> + ArmLib
> + iMX6ClkPwrLib
> + iMX6UsbPhyLib
> + IoLib
> + MemoryAllocationLib
> + SerialPortLib
> +
> +[Sources.common]
> + $(BOARD_LIB_COMMON_DIR)/iMX6BoardHelper.S | GCC
> + $(BOARD_LIB_COMMON_DIR)/iMX6BoardMem.c
> + $(BOARD_LIB_COMMON_DIR)/iMX6QBoardCoreDef.c
> + iMX6BoardInit.c
> +
> +[FeaturePcd]
> + giMX6TokenSpaceGuid.PcdGpuEnable
> + giMX6TokenSpaceGuid.PcdLvdsEnable
> +
> +[FixedPcd]
> + gArmTokenSpaceGuid.PcdArmPrimaryCore
> + gArmTokenSpaceGuid.PcdArmPrimaryCoreMask
> + gArmTokenSpaceGuid.PcdFdBaseAddress
> + gArmTokenSpaceGuid.PcdFdSize
> + gArmTokenSpaceGuid.PcdGicInterruptInterfaceBase
> + gArmTokenSpaceGuid.PcdSystemMemoryBase
> + gArmTokenSpaceGuid.PcdSystemMemorySize
> +
> + gArmPlatformTokenSpaceGuid.PcdCoreCount
> +
> + giMX6TokenSpaceGuid.PcdFrameBufferBase
> + giMX6TokenSpaceGuid.PcdFrameBufferSize
> + giMX6TokenSpaceGuid.PcdSrcBase
> +
> + giMXPlatformTokenSpaceGuid.PcdGpioBankMemoryRange
> +
> + #
> + # TPM2 control area
> + #
> + gOpteeClientPkgTokenSpaceGuid.PcdTpm2AcpiBufferBase
> + gOpteeClientPkgTokenSpaceGuid.PcdTpm2AcpiBufferSize
> +
> + #
> + # TrustZone private memory
> + # This memory is managed privately by the OpTEE OS.
> + # It must match OpTEE optee_os/core/arch/arm/plat-imx/platform_config.h:
> + # CFG_DDR_TEETZ_RESERVED_START & CFG_DDR_TEETZ_RESERVED_START
> + #
> + gOpteeClientPkgTokenSpaceGuid.PcdTrustZonePrivateMemoryBase
> + gOpteeClientPkgTokenSpaceGuid.PcdTrustZonePrivateMemorySize
> +
> + #
> + # TrustZone shared memory
> + # This memory is manager by the normal world but shared with the OpTEE OS.
> + # It must match OpTEE optee_os/core/arch/arm/plat-imx/platform_config.h:
> + # CFG_SHMEM_START & CFG_SHMEM_SIZE
> + #
> + gOpteeClientPkgTokenSpaceGuid.PcdTrustZoneSharedMemoryBase
> + gOpteeClientPkgTokenSpaceGuid.PcdTrustZoneSharedMemorySize
> --
> 2.16.2.gvfs.1.33.gf5370f1
>
next prev parent reply other threads:[~2018-12-15 12:12 UTC|newest]
Thread overview: 75+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-09-21 8:25 [PATCH edk2-platforms 00/27] Import Hummingboard Edge platform for Windows IoT Core Chris Co
2018-09-21 8:25 ` [PATCH edk2-platforms 01/27] Platform/Microsoft: Add OpteeClientPkg dec Chris Co
2018-10-31 20:43 ` Leif Lindholm
2018-11-01 10:55 ` Sumit Garg
2018-11-02 0:41 ` Chris Co
2018-11-02 5:24 ` Sumit Garg
2018-11-02 23:55 ` Chris Co
2018-11-05 10:07 ` Sumit Garg
2018-11-06 1:53 ` Chris Co
2018-11-06 11:09 ` Sumit Garg
2018-09-21 8:25 ` [PATCH edk2-platforms 02/27] Platform/Microsoft: Add SdMmc Dxe Driver Chris Co
2018-09-21 8:25 ` [PATCH edk2-platforms 03/27] Platform/Microsoft: Add MsPkg Chris Co
2018-10-31 21:00 ` Leif Lindholm
2018-09-21 8:25 ` [PATCH edk2-platforms 04/27] Silicon/NXP: Add iMXPlatformPkg dec Chris Co
2018-09-21 8:25 ` [PATCH edk2-platforms 05/27] Silicon/NXP: Add UART library support for i.MX platforms Chris Co
2018-11-01 8:59 ` Leif Lindholm
2018-11-02 1:46 ` Chris Co
2018-09-21 8:25 ` [PATCH edk2-platforms 06/27] Silicon/NXP: Add I2C " Chris Co
2018-11-01 17:53 ` Leif Lindholm
2018-09-21 8:25 ` [PATCH edk2-platforms 07/27] Silicon/NXP: Add i.MX display library support Chris Co
2018-11-01 18:05 ` Leif Lindholm
2018-11-29 0:55 ` Chris Co
2018-09-21 8:25 ` [PATCH edk2-platforms 08/27] Silicon/NXP: Add Virtual RTC support for i.MX platform Chris Co
2018-12-15 13:26 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 10/27] Silicon/NXP: Add iMX6Pkg dec Chris Co
2018-11-01 18:25 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 09/27] Silicon/NXP: Add headers for SoC-specific i.MX packages to use Chris Co
2018-11-01 18:20 ` Leif Lindholm
2018-12-01 0:22 ` Chris Co
2018-12-03 9:42 ` Leif Lindholm
2018-12-04 1:44 ` Chris Co
2018-12-04 9:33 ` Ard Biesheuvel
2018-12-04 12:22 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 11/27] Silicon/NXP: Add i.MX6 SoC header files Chris Co
2018-12-13 17:11 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 12/27] Silicon/NXP: Add i.MX6 I/O MUX library Chris Co
2018-11-08 18:00 ` Leif Lindholm
2018-12-04 1:41 ` Chris Co
2018-09-21 8:26 ` [PATCH edk2-platforms 13/27] Silicon/NXP: Add support for iMX SDHC Chris Co
2018-12-05 10:31 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 14/27] Silicon/NXP: Add i.MX6 GPT and EPIT timer headers Chris Co
2018-11-08 18:14 ` Leif Lindholm
2018-12-04 2:06 ` Chris Co
2018-12-04 12:58 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 15/27] Silicon/NXP: Add i.MX6 GPT Timer library Chris Co
2018-12-13 17:26 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 16/27] Silicon/NXP: Add i.MX6 Timer DXE driver Chris Co
2018-12-13 17:33 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 17/27] Silicon/NXP: Add i.MX6 USB Phy Library Chris Co
2018-12-14 17:10 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 18/27] Silicon/NXP: Add i.MX6 Clock Library Chris Co
2018-12-14 18:12 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 20/27] Silicon/NXP: Add i.MX6 Board init library Chris Co
2018-12-14 20:12 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 19/27] Silicon/NXP: Add i.MX6 ACPI tables Chris Co
2018-12-14 19:53 ` Leif Lindholm
2018-12-17 11:14 ` Ard Biesheuvel
2019-01-08 21:43 ` Chris Co
2019-01-29 14:09 ` Ard Biesheuvel
2018-09-21 8:26 ` [PATCH edk2-platforms 21/27] Silicon/NXP: Add i.MX6 PCIe DXE driver Chris Co
2018-12-14 21:59 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 22/27] Silicon/NXP: Add i.MX6 GOP driver Chris Co
2018-12-14 22:37 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 23/27] Silicon/NXP: Add i.MX6 Smbios Driver Chris Co
2018-12-14 23:07 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 24/27] Silicon/NXP: Add i.MX6 common dsc and fdf files Chris Co
2018-12-14 23:36 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 25/27] Platform/Solidrun: Add Hummingboard Peripheral Initialization Chris Co
2018-12-15 12:12 ` Leif Lindholm [this message]
2018-09-21 8:26 ` [PATCH edk2-platforms 26/27] Platform/SolidRun: Add i.MX 6Quad Hummingboard Edge ACPI tables Chris Co
2018-12-15 12:19 ` Leif Lindholm
2018-09-21 8:26 ` [PATCH edk2-platforms 27/27] Platform/Solidrun: Add i.MX 6Quad Hummingboard Edge dsc and fdf files Chris Co
2018-12-15 12:28 ` Leif Lindholm
2018-12-15 13:32 ` [PATCH edk2-platforms 00/27] Import Hummingboard Edge platform for Windows IoT Core Leif Lindholm
2018-12-19 18:28 ` Chris Co
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20181215121239.rrkwlv36h5ukjs2i@bivouac.eciton.net \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox