From: Michael Kubacki <michael.a.kubacki@intel.com>
To: edk2-devel@lists.01.org
Cc: Hao Wu <hao.a.wu@intel.com>, Liming Gao <liming.gao@intel.com>,
Jiewen Yao <jiewen.yao@intel.com>,
Michael D Kinney <michael.d.kinney@intel.com>
Subject: [edk2-platforms/devel-MinPlatform][PATCH v4 0/7] Add initial ClevoOpenBoardPkg
Date: Wed, 30 Jan 2019 22:11:10 -0800 [thread overview]
Message-ID: <20190131061117.36916-1-michael.a.kubacki@intel.com> (raw)
This series adds a new board package in Platform/Intel for Clevo
boards. This provides a board implementation for use with the
MinPlatformPkg. Currently, this is largely a copy of
KabylakeOpenBoardPkg with the name refactored. It is intended to
serve as a base for future community development.
A board directory for the N1xxWU series of Clevo boards based on
Kaby Lake-R is provided as this is the first board planned to be
enabled. The next board instance expected to be supported is the
N1xxZU series based on Whiskey Lake. This directory will be a
peer to N1xxWU in ClevoOpenBoardPkg. Both boards share common
resources in the ClevoOpenBoardPkg root directory.
To minimize intial delta from the source KabylakeOpenBoardPkg,
changes required for boot have not yet been made. Therefore,
in this current state boot functionality should not be expected.
The build instructions are similar to the other boards already
present in Platform/Intel and can be found in ReadMe.md on
devel-MinPlatform.
https://github.com/tianocore/edk2-platforms/tree/devel-MinPlatform
Cc: Hao Wu <hao.a.wu@intel.com>
Cc: Liming Gao <liming.gao@intel.com>
Cc: Jiewen Yao <jiewen.yao@intel.com>
Cc: Michael D Kinney <michael.d.kinney@intel.com>
Michael Kubacki (7):
ClevoOpenBoardPkg: Add package and headers
ClevoOpenBoardPkg/N1xxWU: Add headers
ClevoOpenBoardPkg: Add library instances
ClevoOpenBoardPkg/N1xxWU: Add library instances
ClevoOpenBoardPkg: Add modules
ClevoOpenBoardPkg/N1xxWU: Add DSC and build files
ClevoOpenBoardPkg/N1xxWU: Update DEBUG print level macro usage
Platform/Intel/ClevoOpenBoardPkg/OpenBoardPkg.dec | 306 ++++
.../ClevoOpenBoardPkg/N1xxWU/OpenBoardPkg.dsc | 351 ++++
.../N1xxWU/OpenBoardPkgBuildOption.dsc | 155 ++
.../N1xxWU/OpenBoardPkgConfig.dsc | 139 ++
.../ClevoOpenBoardPkg/N1xxWU/OpenBoardPkgPcd.dsc | 268 +++
.../N1xxWU/Include/Fdf/FlashMapInclude.fdf | 52 +
.../ClevoOpenBoardPkg/N1xxWU/OpenBoardPkg.fdf | 716 ++++++++
.../Acpi/BoardAcpiDxe/BoardAcpiDxe.inf | 75 +
.../Features/PciHotPlug/PciHotPlug.inf | 65 +
.../Library/DxeTbtPolicyLib/DxeTbtPolicyLib.inf | 73 +
.../Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf | 68 +
.../Library/PeiTbtPolicyLib/PeiTbtPolicyLib.inf | 62 +
.../Private/PeiDTbtInitLib/PeiDTbtInitLib.inf | 47 +
.../Features/Tbt/TbtInit/Dxe/TbtDxe.inf | 55 +
.../Features/Tbt/TbtInit/Pei/PeiTbtInit.inf | 50 +
.../Features/Tbt/TbtInit/Smm/TbtSmm.inf | 83 +
.../BaseGpioExpanderLib/BaseGpioExpanderLib.inf | 39 +
.../Library/PeiI2cAccessLib/PeiI2cAccessLib.inf | 42 +
.../PeiSiliconPolicyUpdateLibFsp.inf | 149 ++
.../BasePlatformHookLib/BasePlatformHookLib.inf | 57 +
.../Library/BoardAcpiLib/DxeBoardAcpiTableLib.inf | 53 +
.../BoardAcpiLib/DxeMultiBoardAcpiSupportLib.inf | 54 +
.../Library/BoardAcpiLib/SmmBoardAcpiEnableLib.inf | 53 +
.../BoardAcpiLib/SmmMultiBoardAcpiSupportLib.inf | 54 +
.../BoardInitLib/PeiBoardInitPostMemLib.inf | 59 +
.../Library/BoardInitLib/PeiBoardInitPreMemLib.inf | 138 ++
.../BoardInitLib/PeiMultiBoardInitPostMemLib.inf | 61 +
.../BoardInitLib/PeiMultiBoardInitPreMemLib.inf | 140 ++
.../DxeSiliconPolicyUpdateLib.inf | 55 +
.../Features/PciHotPlug/PciHotPlug.h | 136 ++
.../Features/Tbt/Include/Acpi/TbtNvsAreaDef.h | 68 +
.../Features/Tbt/Include/Library/DxeTbtPolicyLib.h | 52 +
.../Features/Tbt/Include/Library/PeiTbtPolicyLib.h | 47 +
.../Features/Tbt/Include/Library/TbtCommonLib.h | 247 +++
.../Features/Tbt/Include/Ppi/PeiTbtPolicy.h | 35 +
.../Tbt/Include/Private/Library/PeiDTbtInitLib.h | 114 ++
.../Include/Private/Library/PeiTbtCommonInitLib.h | 47 +
.../Features/Tbt/Include/Protocol/DxeTbtPolicy.h | 116 ++
.../Features/Tbt/Include/Protocol/TbtNvsArea.h | 48 +
.../Features/Tbt/Include/TbtBoardInfo.h | 28 +
.../Tbt/Include/TbtPolicyCommonDefinition.h | 83 +
.../Library/DxeTbtPolicyLib/DxeTbtPolicyLibrary.h | 28 +
.../Library/PeiTbtPolicyLib/PeiTbtPolicyLibrary.h | 23 +
.../Features/Tbt/TbtInit/Smm/TbtSmiHandler.h | 185 ++
.../Include/Acpi/GlobalNvsAreaDef.h | 122 ++
.../Intel/ClevoOpenBoardPkg/Include/IoExpander.h | 73 +
.../Include/Library/GpioExpanderLib.h | 128 ++
.../Include/Library/I2cAccessLib.h | 39 +
.../ClevoOpenBoardPkg/Include/PchHsioPtssTables.h | 57 +
.../Include/Protocol/GlobalNvsArea.h | 53 +
Platform/Intel/ClevoOpenBoardPkg/Include/SioRegs.h | 163 ++
.../PeiPchPolicyUpdate.h | 34 +
.../PeiSaPolicyUpdate.h | 36 +
.../ClevoOpenBoardPkg/N1xxWU/Include/N1xxWUId.h | 19 +
.../N1xxWU/Library/BoardInitLib/PeiN1xxWUInitLib.h | 48 +
.../DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.h | 45 +
.../DxeSiliconPolicyUpdateLib/DxeSaPolicyInit.h | 70 +
.../Acpi/BoardAcpiDxe/AcpiGnvsInit.c | 101 ++
.../Acpi/BoardAcpiDxe/BoardAcpiDxe.c | 313 ++++
.../Acpi/BoardAcpiDxe/UpdateDsdt.c | 782 ++++++++
.../Features/PciHotPlug/PciHotPlug.c | 357 ++++
.../Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c | 166 ++
.../Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c | 321 ++++
.../Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c | 210 +++
.../Private/PeiDTbtInitLib/PeiDTbtInitLib.c | 572 ++++++
.../Features/Tbt/TbtInit/Dxe/TbtDxe.c | 234 +++
.../Features/Tbt/TbtInit/Pei/PeiTbtInit.c | 199 ++
.../Features/Tbt/TbtInit/Smm/TbtSmiHandler.c | 1616 +++++++++++++++++
.../Features/Tbt/TbtInit/Smm/TbtSmm.c | 1770 ++++++++++++++++++
.../BaseGpioExpanderLib/BaseGpioExpanderLib.c | 315 ++++
.../Library/PeiI2cAccessLib/PeiI2cAccessLib.c | 121 ++
.../PeiSiliconPolicyUpdateLibFsp/PcieDeviceTable.c | 121 ++
.../PeiFspMiscUpdUpdateLib.c | 93 +
.../PeiFspPolicyUpdateLib.c | 192 ++
.../PeiPchPolicyUpdate.c | 159 ++
.../PeiPchPolicyUpdatePreMem.c | 254 +++
.../PeiSaPolicyUpdate.c | 90 +
.../PeiSaPolicyUpdatePreMem.c | 74 +
.../BasePlatformHookLib/BasePlatformHookLib.c | 668 +++++++
.../Library/BoardAcpiLib/DxeBoardAcpiTableLib.c | 42 +
.../BoardAcpiLib/DxeMultiBoardAcpiSupportLib.c | 49 +
.../Library/BoardAcpiLib/DxeN1xxWUAcpiTableLib.c | 80 +
.../Library/BoardAcpiLib/SmmBoardAcpiEnableLib.c | 68 +
.../BoardAcpiLib/SmmMultiBoardAcpiSupportLib.c | 87 +
.../Library/BoardAcpiLib/SmmN1xxWUAcpiEnableLib.c | 45 +
.../Library/BoardAcpiLib/SmmSiliconAcpiEnableLib.c | 174 ++
.../N1xxWU/Library/BoardInitLib/N1xxWUGpioTable.c | 375 ++++
.../Library/BoardInitLib/N1xxWUHdaVerbTables.c | 238 +++
.../Library/BoardInitLib/N1xxWUHsioPtssTables.c | 111 ++
.../N1xxWU/Library/BoardInitLib/N1xxWUSpdTable.c | 432 +++++
.../Library/BoardInitLib/PeiBoardInitPostMemLib.c | 45 +
.../Library/BoardInitLib/PeiBoardInitPreMemLib.c | 111 ++
.../BoardInitLib/PeiMultiBoardInitPostMemLib.c | 46 +
.../BoardInitLib/PeiMultiBoardInitPreMemLib.c | 88 +
.../N1xxWU/Library/BoardInitLib/PeiN1xxWUDetect.c | 72 +
.../Library/BoardInitLib/PeiN1xxWUInitPostMemLib.c | 215 +++
.../Library/BoardInitLib/PeiN1xxWUInitPreMemLib.c | 236 +++
.../DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c | 181 ++
.../DxeSiliconPolicyUpdateLib/DxeSaPolicyUpdate.c | 71 +
.../DxeSiliconPolicyUpdateLib.c | 60 +
.../Acpi/BoardAcpiDxe/Dsdt/ALS.ASL | 43 +
.../Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl | 27 +
.../Acpi/BoardAcpiDxe/Dsdt/CPU.asl | 252 +++
.../Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL | 127 ++
.../Acpi/BoardAcpiDxe/Dsdt/Gpe.asl | 856 +++++++++
.../Acpi/BoardAcpiDxe/Dsdt/Itss.asl | 39 +
.../Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL | 205 +++
.../Acpi/BoardAcpiDxe/Dsdt/LpcB.asl | 94 +
.../Acpi/BoardAcpiDxe/Dsdt/PCI_DRC.ASL | 122 ++
.../Acpi/BoardAcpiDxe/Dsdt/PciTree.asl | 312 ++++
.../Acpi/BoardAcpiDxe/Dsdt/Platform.asl | 1135 ++++++++++++
.../Acpi/BoardAcpiDxe/Dsdt/PlatformGnvs.asl | 14 +
.../Acpi/BoardAcpiDxe/Dsdt/Video.asl | 33 +
Platform/Intel/ClevoOpenBoardPkg/Contributions.txt | 218 +++
.../Features/Tbt/AcpiTables/Rtd3SptPcieTbt.asl | 409 +++++
.../Features/Tbt/AcpiTables/Tbt.asl | 1908 ++++++++++++++++++++
.../Features/Tbt/Include/Acpi/TbtNvs.asl | 62 +
.../ClevoOpenBoardPkg/Include/Acpi/GlobalNvs.asl | 120 ++
Platform/Intel/ClevoOpenBoardPkg/License.txt | 25 +
.../ClevoOpenBoardPkg/N1xxWU/GitEdk2Clevo.bat | 85 +
Platform/Intel/ClevoOpenBoardPkg/N1xxWU/bld.bat | 165 ++
Platform/Intel/ClevoOpenBoardPkg/N1xxWU/cln.bat | 54 +
.../Intel/ClevoOpenBoardPkg/N1xxWU/postbuild.bat | 45 +
.../Intel/ClevoOpenBoardPkg/N1xxWU/prebuild.bat | 220 +++
Platform/Intel/ClevoOpenBoardPkg/N1xxWU/prep.bat | 85 +
125 files changed, 23872 insertions(+)
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/OpenBoardPkg.dec
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/OpenBoardPkg.dsc
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/OpenBoardPkgBuildOption.dsc
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/OpenBoardPkgConfig.dsc
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/OpenBoardPkgPcd.dsc
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Include/Fdf/FlashMapInclude.fdf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/OpenBoardPkg.fdf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/PciHotPlug/PciHotPlug.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Dxe/TbtDxe.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSiliconPolicyUpdateLibFsp.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BasePlatformHookLib/BasePlatformHookLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/DxeBoardAcpiTableLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmBoardAcpiEnableLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiBoardInitPostMemLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiBoardInitPreMemLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.inf
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/PciHotPlug/PciHotPlug.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Acpi/TbtNvsAreaDef.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Library/DxeTbtPolicyLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Library/PeiTbtPolicyLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Library/TbtCommonLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Ppi/PeiTbtPolicy.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Private/Library/PeiTbtCommonInitLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Protocol/DxeTbtPolicy.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Protocol/TbtNvsArea.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/TbtBoardInfo.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/TbtPolicyCommonDefinition.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLibrary.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLibrary.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/Acpi/GlobalNvsAreaDef.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/IoExpander.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/Library/GpioExpanderLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/Library/I2cAccessLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/PchHsioPtssTables.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/Protocol/GlobalNvsArea.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/SioRegs.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdate.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdate.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Include/N1xxWUId.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiN1xxWUInitLib.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSaPolicyInit.h
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/AcpiGnvsInit.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/UpdateDsdt.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/PciHotPlug/PciHotPlug.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/DxeTbtPolicyLib/DxeTbtPolicyLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/PeiTbtPolicyLib/PeiTbtPolicyLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Dxe/TbtDxe.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Pei/PeiTbtInit.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmiHandler.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/TbtInit/Smm/TbtSmm.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Library/BaseGpioExpanderLib/BaseGpioExpanderLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Library/PeiI2cAccessLib/PeiI2cAccessLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PcieDeviceTable.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiFspMiscUpdUpdateLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiFspPolicyUpdateLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdate.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePreMem.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdate.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiSaPolicyUpdatePreMem.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BasePlatformHookLib/BasePlatformHookLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/DxeBoardAcpiTableLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/DxeMultiBoardAcpiSupportLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/DxeN1xxWUAcpiTableLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmBoardAcpiEnableLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmMultiBoardAcpiSupportLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmN1xxWUAcpiEnableLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardAcpiLib/SmmSiliconAcpiEnableLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/N1xxWUGpioTable.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/N1xxWUHdaVerbTables.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/N1xxWUHsioPtssTables.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/N1xxWUSpdTable.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiBoardInitPostMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiBoardInitPreMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiMultiBoardInitPostMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiMultiBoardInitPreMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiN1xxWUDetect.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiN1xxWUInitPostMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Library/BoardInitLib/PeiN1xxWUInitPreMemLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeGopPolicyInit.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSaPolicyUpdate.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/Policy/Library/DxeSiliconPolicyUpdateLib/DxeSiliconPolicyUpdateLib.c
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/ALS.ASL
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/AMLUPD.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Itss.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LPC_DEV.ASL
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/LpcB.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PCI_DRC.ASL
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Platform.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PlatformGnvs.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Video.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Contributions.txt
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/AcpiTables/Rtd3SptPcieTbt.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/AcpiTables/Tbt.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Features/Tbt/Include/Acpi/TbtNvs.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/Include/Acpi/GlobalNvs.asl
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/License.txt
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/GitEdk2Clevo.bat
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/bld.bat
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/cln.bat
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/postbuild.bat
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/prebuild.bat
create mode 100644 Platform/Intel/ClevoOpenBoardPkg/N1xxWU/prep.bat
--
2.16.2.windows.1
next reply other threads:[~2019-01-31 6:12 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-01-31 6:11 Michael Kubacki [this message]
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 1/7] ClevoOpenBoardPkg: Add package and headers Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 2/7] ClevoOpenBoardPkg/N1xxWU: Add headers Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 3/7] ClevoOpenBoardPkg: Add library instances Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 4/7] ClevoOpenBoardPkg/N1xxWU: " Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 5/7] ClevoOpenBoardPkg: Add modules Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 6/7] ClevoOpenBoardPkg/N1xxWU: Add DSC and build files Michael Kubacki
2019-01-31 6:11 ` [edk2-platforms/devel-MinPlatform][PATCH v4 7/7] ClevoOpenBoardPkg/N1xxWU: Update DEBUG print level macro usage Michael Kubacki
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190131061117.36916-1-michael.a.kubacki@intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox