From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::42a; helo=mail-pf1-x42a.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pf1-x42a.google.com (mail-pf1-x42a.google.com [IPv6:2607:f8b0:4864:20::42a]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id C35B92194D3B8 for ; Fri, 1 Feb 2019 05:35:16 -0800 (PST) Received: by mail-pf1-x42a.google.com with SMTP id i12so3225309pfo.7 for ; Fri, 01 Feb 2019 05:35:16 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=OG/4KcbZVe96k/u5gnHOCureem3n8CV2vDNi5pSETc0=; b=gZ2HGmMHiNbd9fzoxFeOZJsYlWN720VXTyJUhUkt7Lhz8veRG1Ow4DcdBtOgn6P+sj Atx4Vh3OvNzMvSyZ5X0LKLMrkfXNg/i2cFTSBrUlS1nolokdL1SB9zo5EmNsDXb8naHn /EWH4uye3DlGuTGmeHgZx6M77Wz8cA+JKHv8o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=OG/4KcbZVe96k/u5gnHOCureem3n8CV2vDNi5pSETc0=; b=WIw7KpNAkJ4EuNdvw8XyaomyKAfEGqPycVZCr5MxGYkkPn5P8KtIZwvXNIt5m0kz3c F/KjPFd1iFXeR+CnQpSMaqsm+VzVznAd+qCU44p1SVbKL73nreQqtlTXBUX96hmGnpKy iSSOpaRgfOo+r25UzQMXk6Se74w0p9MU1zClmaaL9DL0X0Vxhh/5bkKrUYcOAU3VXAoU UvOe8gA3FXtYdDQi7CdIdhffMjeL9V+MgLFkmVdO6lILYtF1Nwi1mDAkr64TKU5bboxl e5ekYVY2eILrI53hFliOD59n4I5bQJ+yUzK9K6kwBAvoCoGIZWUsCF5NgOVR32ji3lbH aq/Q== X-Gm-Message-State: AHQUAuZESG4/8o0p3pDcoBTPxurZvDu2MtD2giDyPNw5UjyLui2jguGD s15d+9v0XozDqPi7Q3QbG4PqkGTXilQ= X-Google-Smtp-Source: AHgI3IZMCa6iU9m57oD+J2XUvTVPyvuMCIFrP29fpPP2c21/PeQ1W2GcURj0iCXZ3CR3i7QXXVm29g== X-Received: by 2002:a65:610d:: with SMTP id z13mr2354428pgu.427.1549028115629; Fri, 01 Feb 2019 05:35:15 -0800 (PST) Received: from localhost.localdomain ([114.119.4.74]) by smtp.gmail.com with ESMTPSA id s21sm11134073pfk.133.2019.02.01.05.35.12 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 01 Feb 2019 05:35:14 -0800 (PST) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Cc: ard.biesheuvel@linaro.org, michael.d.kinney@intel.com, lersek@redhat.com, wanghuiqiang@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, john.garry@huawei.com, xinliang.liu@linaro.org, zhangfeng56@huawei.com, Ming Huang Date: Fri, 1 Feb 2019 21:34:20 +0800 Message-Id: <20190201133436.10500-1-ming.huang@linaro.org> X-Mailer: git-send-email 2.9.5 Subject: [PATCH edk2-platforms v1 00/16] Fix issues and improve D0x X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Fri, 01 Feb 2019 13:35:16 -0000 Main Changes : 1 Use new flash layout; 2 Modify for M7 self-Adapte support; 3 Add PCI_OSC_SUPPORT for ACPI/DSDT; 4 Change HCCS speed from 30G to 26G; 5 Rename StartupAp() function; 6 Fix access variable fail issue; 7 Optimize SAS driver for reducing boot time; 8 Add DriverHealthManagerDxe; 9 Remove useless code; Code can also be found in github: https://github.com/hisilicon/OpenPlatformPkg.git branch: 1902-platforms-v1 Jason Zhang (2): Hisilicon/D06: Fix access variable fail issue Hisilicon/D06: Add more PCIe port INT-x support Ming Huang (13): Hisilicon/D0x: Remove SerdesLib Hisilicon/D0x: Add DriverHealthManagerDxe Hisilicon/D06: Optimize SAS driver for reducing boot time Hisilicon/D0x: Rename StartupAp() function Hisilicon/D06: Change HCCS speed from 30G to 26G Hisilicon/D06: Add PCI_OSC_SUPPORT Hisilicon/D06: Modify for M7 self-Adapte support Hisilicon/D06: Add Setup Item "Support DPC" Hisilicon/D06: Use new flash layout Hisilicon/D06: Remove SECURE_BOOT_ENABLE definition Hisilicon/D0x: Remove SP805 watchdog pcd Hisilicon/D06: Use CalculateCrc16 in BaseLib Hisilicon/D0x: Modify version to 19.02 xingjiang tang (1): Hisilicon/D06: Add OemGetCpuFreq to encapsulate difference Platform/Hisilicon/D03/D03.dsc | 8 +- Platform/Hisilicon/D05/D05.dsc | 8 +- Platform/Hisilicon/D06/D06.dsc | 19 +- Platform/Hisilicon/D03/D03.fdf | 1 + Platform/Hisilicon/D05/D05.fdf | 1 + Platform/Hisilicon/D06/D06.fdf | 18 +- Silicon/Hisilicon/Drivers/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf | 1 - Silicon/Hisilicon/Library/ArmPlatformLibHisilicon/ArmPlatformLib.inf | 1 - Platform/Hisilicon/D06/Include/Library/CpldD06.h | 4 + Silicon/Hisilicon/Include/Library/OemConfigData.h | 1 + Silicon/Hisilicon/Include/Library/OemMiscLib.h | 12 + Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h | 2 +- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/OemConfigVfr.vfr | 4 +- Platform/Hisilicon/D03/EarlyConfigPeim/EarlyConfigPeimD03.c | 2 +- Platform/Hisilicon/D03/Library/OemMiscLib2P/OemMiscLib2PHi1610.c | 2 +- Platform/Hisilicon/D05/EarlyConfigPeim/EarlyConfigPeimD05.c | 2 +- Platform/Hisilicon/D05/Library/OemMiscLibD05/OemMiscLibD05.c | 3 +- Platform/Hisilicon/D06/EarlyConfigPeim/EarlyConfigPeimD06.c | 2 +- Platform/Hisilicon/D06/Library/OemMiscLibD06/OemMiscLibD06.c | 24 ++ Platform/Hisilicon/D06/Library/OemNicLib/OemNicLib.c | 341 +++----------------- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/OemConfig.c | 6 +- Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl | 129 +++++++- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/PcieConfig.hfr | 197 +---------- Silicon/Hisilicon/Hi1620/Hi1620OemConfigUiLib/PcieConfigStrings.uni | 3 +- 24 files changed, 238 insertions(+), 553 deletions(-) -- 2.9.5