From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::444; helo=mail-pf1-x444.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pf1-x444.google.com (mail-pf1-x444.google.com [IPv6:2607:f8b0:4864:20::444]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 8AF04211BB8DC for ; Tue, 19 Feb 2019 23:26:09 -0800 (PST) Received: by mail-pf1-x444.google.com with SMTP id i20so1055118pfo.6 for ; Tue, 19 Feb 2019 23:26:09 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=kGHeYGNewCxUE8jksIa9eiIKNnUVjfXgsUEksMnItK4=; b=N2/THqtJFs+lbCyTcvnD0R8T7TKH5eMLrZ6owECfhDZ+5C3LnKBTzMdMtaPe+YgLTs NeoMbRlwP8SKJmsLhmBZoYmUHcx4guox+42k1Wy2y/TGIsoDrw09LokykQBEq8vwq2ls HXvqXOYEycIMlfCIOdE2meiRJnUJcBJgwTaTXw1iU4gGsFJUj5E+6yFEgd737AXqFcj2 s86EXRURre/K/7Uc5R6C7LBLciw+9L8b9cPHtLHg7zNgBGIC4DbscjZphiTs/X/vcFTx 1O7U0n1z3uYL7hdEQ4py8+mJK7Jn4PwPsXM7f0W5CCTbFfetUrVs0N6KoxBGGGcuk7BJ Dshg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=kGHeYGNewCxUE8jksIa9eiIKNnUVjfXgsUEksMnItK4=; b=XDasJimdnZlkQLnO70M6iQFVKU+zt0nCbS+0lodLQWW8pQYfK2yNGdf2esMBrYMpyG 8J5zDRE0SkFaqhSDuoFQiFd5yanEMSFqW+sN7DIV1cR0dH3FZovvsTbi2c3pBbahIa9u 9hVYQRB4YZnZ2c36Wbm48FnIIVPjJhO3vUQCI6ENUupwWoNVDeaQmYeIV2IOukAvoOsu bi/fJftylLC/bQ7udNnM9XAQmDt6jI5l4VN6jZq10j4ojqmlljQp/Yn3GTMnBWwBvzaN oyWQafwPEaidqvqsooUqyduqhIT9DfkzbPoH0LBJogbtLo+Q9gPv5aNh06b3YwftnwIJ N/pg== X-Gm-Message-State: AHQUAuY38EG9PSWq3ed2Vja3wRTqmvuTzKjpZuG5YgfOjjOfRAzY/IMa a+I/FOnb6qzii6AcNNWJZ7X6oQ== X-Google-Smtp-Source: AHgI3IaJNBEDY4HVx2MkQYdgT8afDV8Gifk1zjOw+KOrMMCFNscMOAb4U7YMukFbPYecs+GO9g4aFg== X-Received: by 2002:a63:65c7:: with SMTP id z190mr27817130pgb.249.1550647569042; Tue, 19 Feb 2019 23:26:09 -0800 (PST) Received: from localhost.localdomain ([203.160.91.226]) by smtp.gmail.com with ESMTPSA id x123sm24656127pfx.94.2019.02.19.23.26.05 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 19 Feb 2019 23:26:08 -0800 (PST) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Cc: ard.biesheuvel@linaro.org, michael.d.kinney@intel.com, lersek@redhat.com, wanghuiqiang@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, john.garry@huawei.com, zhangfeng56@huawei.com, Ming Huang Date: Wed, 20 Feb 2019 15:25:53 +0800 Message-Id: <20190220072601.33859-1-ming.huang@linaro.org> X-Mailer: git-send-email 2.9.5 Subject: [PATCH edk2-non-osi v2 0/8] Upload D0x binary modules X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 20 Feb 2019 07:26:09 -0000 Main Changes since v1 : 1 Add some header files to edk2-non-osi; Code can also be found in github: https://github.com/hisilicon/OpenPlatformPkg.git branch: 1902-non-osi-v2 Ming Huang (8): Hisilicon/D06: Remove PCI enumeration dependency from SAS driver Hisilicon/D0x: Update PlatformSysCtrlLib binary Hisilicon/D06: Update Mbigen and gic RAS register Hisilicon/D06: Support PCIe local RAS Hisilicon/D06: Use new flash layout Hisilicon/D06: Fix numa node wrong issue Hisilicon/D06: Add Setup Item "Support DPC" Hisilicon/D0x: Add some header files Silicon/Hisilicon/Include/Library/IpmiCmdLib.h | 110 +++++++++++++++++++ Silicon/Hisilicon/Include/Library/LpcLib.h | 113 ++++++++++++++++++++ Silicon/Hisilicon/Include/Library/OemAddressMapLib.h | 45 ++++++++ Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h | 112 +++++++++++++++++++ Silicon/Hisilicon/Include/Library/SerdesLib.h | 21 ++++ Platform/Hisilicon/D06/CustomData.Fv | Bin 0 -> 65536 bytes Platform/Hisilicon/D06/Drivers/IoInitDxe/IoInitDxe.efi | Bin 232832 -> 226784 bytes Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi | Bin 21248 -> 22048 bytes Platform/Hisilicon/D06/Drivers/RasInitDxe/RasInitDxe.efi | Bin 17984 -> 18720 bytes Platform/Hisilicon/D06/Drivers/Sas/SasDriverDxe.depex | Bin 216 -> 36 bytes Platform/Hisilicon/D06/Drivers/Sas/SasDriverDxe.efi | Bin 221312 -> 220640 bytes Platform/Hisilicon/D06/Library/OemAddressMapD06/OemAddressMapD06.lib | Bin 61892 -> 31696 bytes Platform/Hisilicon/D06/MemoryInitPei/MemoryInit.efi | Bin 297696 -> 358656 bytes Platform/Hisilicon/D06/Sec/FVMAIN_SEC.Fv | Bin 1048576 -> 1048576 bytes Platform/Hisilicon/D06/bl1.bin | Bin 12432 -> 12432 bytes Platform/Hisilicon/D06/fip.bin | Bin 113450 -> 121866 bytes Silicon/Hisilicon/Hi1610/Library/PlatformSysCtrlLibHi1610/PlatformSysCtrlLibHi1610.lib | Bin 297590 -> 229128 bytes Silicon/Hisilicon/Hi1616/Library/PlatformSysCtrlLibHi1616/PlatformSysCtrlLibHi1616.lib | Bin 344310 -> 275312 bytes Silicon/Hisilicon/Hi1620/Library/PlatformSysCtrlLibHi1620/PlatformSysCtrlLibHi1620.lib | Bin 356032 -> 375916 bytes 19 files changed, 401 insertions(+) create mode 100644 Silicon/Hisilicon/Include/Library/IpmiCmdLib.h create mode 100755 Silicon/Hisilicon/Include/Library/LpcLib.h create mode 100644 Silicon/Hisilicon/Include/Library/OemAddressMapLib.h create mode 100644 Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h create mode 100644 Silicon/Hisilicon/Include/Library/SerdesLib.h create mode 100644 Platform/Hisilicon/D06/CustomData.Fv -- 2.9.5