From: Ming Huang <ming.huang@linaro.org>
To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org,
edk2-devel@lists.01.org, graeme.gregory@linaro.org
Cc: ard.biesheuvel@linaro.org, michael.d.kinney@intel.com,
lersek@redhat.com, wanghuiqiang@huawei.com,
huangming23@huawei.com, zhangjinsong2@huawei.com,
huangdaode@hisilicon.com, john.garry@huawei.com,
zhangfeng56@huawei.com, xiaojun2@hisilicon.com,
Ming Huang <ming.huang@linaro.org>
Subject: [PATCH edk2-platforms v2 05/18] Hisilicon/D06: Add more PCIe port INT-x support
Date: Wed, 20 Feb 2019 15:28:24 +0800 [thread overview]
Message-ID: <20190220072837.35058-6-ming.huang@linaro.org> (raw)
In-Reply-To: <20190220072837.35058-1-ming.huang@linaro.org>
Since NVMe riser width is 6*X4, need add the related
port's INT-x support to match OS driver.
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Ming Huang <ming.huang@linaro.org>
---
Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl | 37 +++++++++++++++++++-
1 file changed, 36 insertions(+), 1 deletion(-)
diff --git a/Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl b/Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl
index 0f2d11bb952b..4d9d9d95be68 100644
--- a/Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl
+++ b/Silicon/Hisilicon/Hi1620/Hi1620AcpiTables/Dsdt/Hi1620Pci.asl
@@ -41,11 +41,21 @@ Scope(_SB)
// adding RPx INTx configure deponds on hardware board topology,
// if UEFI enables RPx, RPy, RPz... related INTx configure
// should be added
+ Package () {0x2FFFF,0,0,640}, // INT_A
+ Package () {0x2FFFF,1,0,641}, // INT_B
+ Package () {0x2FFFF,2,0,642}, // INT_C
+ Package () {0x2FFFF,3,0,643}, // INT_D
+
Package () {0x4FFFF,0,0,640}, // INT_A
Package () {0x4FFFF,1,0,641}, // INT_B
Package () {0x4FFFF,2,0,642}, // INT_C
Package () {0x4FFFF,3,0,643}, // INT_D
+ Package () {0x6FFFF,0,0,640}, // INT_A
+ Package () {0x6FFFF,1,0,641}, // INT_B
+ Package () {0x6FFFF,2,0,642}, // INT_C
+ Package () {0x6FFFF,3,0,643}, // INT_D
+
Package () {0x8FFFF,0,0,640}, // INT_A
Package () {0x8FFFF,1,0,641}, // INT_B
Package () {0x8FFFF,2,0,642}, // INT_C
@@ -56,6 +66,11 @@ Scope(_SB)
Package () {0xCFFFF,2,0,642}, // INT_C
Package () {0xCFFFF,3,0,643}, // INT_D
+ Package () {0xEFFFF,0,0,640}, // INT_A
+ Package () {0xEFFFF,1,0,641}, // INT_B
+ Package () {0xEFFFF,2,0,642}, // INT_C
+ Package () {0xEFFFF,3,0,643}, // INT_D
+
Package () {0x10FFFF,0,0,640}, // INT_A
Package () {0x10FFFF,1,0,641}, // INT_B
Package () {0x10FFFF,2,0,642}, // INT_C
@@ -759,11 +774,21 @@ Device (PCI6)
// adding RPx INTx configure deponds on hardware board topology,
// if UEFI enables RPx, RPy, RPz... related INTx configure
// should be added
+ Package () {0x2FFFF,0,0,640}, // INT_A
+ Package () {0x2FFFF,1,0,641}, // INT_B
+ Package () {0x2FFFF,2,0,642}, // INT_C
+ Package () {0x2FFFF,3,0,643}, // INT_D
+
Package () {0x4FFFF,0,0,640}, // INT_A
Package () {0x4FFFF,1,0,641}, // INT_B
Package () {0x4FFFF,2,0,642}, // INT_C
Package () {0x4FFFF,3,0,643}, // INT_D
+ Package () {0x6FFFF,0,0,640}, // INT_A
+ Package () {0x6FFFF,1,0,641}, // INT_B
+ Package () {0x6FFFF,2,0,642}, // INT_C
+ Package () {0x6FFFF,3,0,643}, // INT_D
+
Package () {0x8FFFF,0,0,640}, // INT_A
Package () {0x8FFFF,1,0,641}, // INT_B
Package () {0x8FFFF,2,0,642}, // INT_C
@@ -774,11 +799,21 @@ Device (PCI6)
Package () {0xCFFFF,2,0,642}, // INT_C
Package () {0xCFFFF,3,0,643}, // INT_D
+ Package () {0xEFFFF,0,0,640}, // INT_A
+ Package () {0xEFFFF,1,0,641}, // INT_B
+ Package () {0xEFFFF,2,0,642}, // INT_C
+ Package () {0xEFFFF,3,0,643}, // INT_D
+
Package () {0x10FFFF,0,0,640}, // INT_A
Package () {0x10FFFF,1,0,641}, // INT_B
Package () {0x10FFFF,2,0,642}, // INT_C
Package () {0x10FFFF,3,0,643}, // INT_D
- })
+
+ Package () {0x12FFFF,0,0,640}, // INT_A
+ Package () {0x12FFFF,1,0,641}, // INT_B
+ Package () {0x12FFFF,2,0,642}, // INT_C
+ Package () {0x12FFFF,3,0,643}, // INT_D
+ })
Method (_CRS, 0, Serialized) { // Root complex resources, _CRS: current resource setting
Name (RBUF, ResourceTemplate () { // Name: 19.6.87, ResourceTemplate: 19.6.111,
--
2.9.5
next prev parent reply other threads:[~2019-02-20 7:29 UTC|newest]
Thread overview: 20+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-02-20 7:28 [PATCH edk2-platforms v2 00/18] Fix issues and improve D0x Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 01/18] Hisilicon/D0x: Add DriverHealthManagerDxe Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 02/18] Hisilicon/D06: Optimize SAS driver for reducing boot time Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 03/18] Hisilicon/D06: Fix access variable fail issue Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 04/18] Hisilicon/D06: Drop the leading 0 (0x0 -> 0x) Ming Huang
2019-02-20 7:28 ` Ming Huang [this message]
2019-02-20 7:28 ` [PATCH edk2-platforms v2 06/18] Hisilicon/D06: Add OemGetCpuFreq to encapsulate difference Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 07/18] Hisilicon/D0x: Rename StartupAp() function Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 08/18] Hisilicon/D06: Use HCCS speed with 2.6G Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 09/18] Hisilicon/D06: Add PCI_OSC_SUPPORT Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 10/18] Hisilicon/D06: Modify for IMP self-Adapte support Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 11/18] Hisilicon/D06: Add Setup Item "Support DPC" and delete some PCIe menus Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 12/18] Hisilicon/D06: Use new flash layout Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 13/18] Hisilicon/D06: Remove SECURE_BOOT_ENABLE definition Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 14/18] Hisilicon/D0x: Remove SP805 watchdog pcd Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 15/18] Hisilicon/D06: Fix USB crash issue(4079) Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 16/18] Hisilicon/D0x: Remove and tidy some codes about SerdesLib Ming Huang
2019-02-20 7:28 ` [PATCH edk2-platforms v2 17/18] Hisilicon/D0x: Delete some header files Ming Huang
2019-02-20 17:24 ` Leif Lindholm
2019-02-20 7:28 ` [PATCH edk2-platforms v2 18/18] Hisilicon/D0x: Modify version to 19.02 Ming Huang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190220072837.35058-6-ming.huang@linaro.org \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox