From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:4864:20::542; helo=mail-pg1-x542.google.com; envelope-from=ming.huang@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pg1-x542.google.com (mail-pg1-x542.google.com [IPv6:2607:f8b0:4864:20::542]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 30FAE211E0111 for ; Wed, 20 Mar 2019 01:17:42 -0700 (PDT) Received: by mail-pg1-x542.google.com with SMTP id a22so1200614pgg.13 for ; Wed, 20 Mar 2019 01:17:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=K1On0iuU7ktEhQ+8t42O90cfSVLu3s2KjR5ksjN1r0s=; b=hyDYDXXjKkBkO8RTzobR/9CWVFVxXozp/VprDkIuhKvrIFfUBdmSJHfk5wtNdbpTQv gmx2RX2EzyEZZ/ZjuU6XH+VqgslhnE8424Qu21dfeD0vUsGBvcF84yzPgvaPB8zWFnVG wkk3HBCFqC0lq69YvO6WUcGYNYNZYC6rdcc8WurwUyUX+g2VTMCUHtOCpidQvOmz7krV 7vlYVGqhb0XsidP0jBjIynv/EHtjV5yCcrSXx1ZLujjvcjmH27QzZSBulXQsCcN/8eyk KFQQEm4UHZIv60udiCvsENlemrTo3R4gB+ieGHdCbIFZX/YHypg88YcY/fegsPxHyGQX bSQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=K1On0iuU7ktEhQ+8t42O90cfSVLu3s2KjR5ksjN1r0s=; b=tA165pEdo1C8f4uZyPfO5yAUBrAXz1vtnW+cZA4MNOa8blKVt7/UCmBYPibPPzJC/T mV1x0qMrOzmIQkwCneGEVYTlkapUPkj8rLgPGqeBHfveB7tME/+LJ6UVlEN9fbw3LkW2 fKYUyRV6hNAgZMVIine7g+uy0Qx1+ZPe3HMsHc25xvZLImWCr1nrqPzMmi842mSFUXwI CT5kFL9EHG0so0awDIP0NT3zb9ztOWcIt+QGH+C0KEn6EliMOQ9kqRO9GNU2EKnIOnhb YAN3PSYG8RcRo3swddcUHvZaWX3oKCs0BxOmtIqmvFDYSxN8xi3E6mHJEoHCkUbDphUg 7RyQ== X-Gm-Message-State: APjAAAUGB82b1baZUNOZ5fXmdcBaZmTKP1joET4yPc2gXUf0jWCAbtJ9 giJH97H8S5MMfWP/9Ds5lfo+hw== X-Google-Smtp-Source: APXvYqyA1h0OyiSGzrrQ0Jy5v9JRhz0teki4Q5ixg4nnJlEsOSLM0PXAbMJSnkkdkmrUAeKFaW9cRg== X-Received: by 2002:a17:902:e912:: with SMTP id cs18mr1813472plb.130.1553069861830; Wed, 20 Mar 2019 01:17:41 -0700 (PDT) Received: from localhost.localdomain ([203.160.91.226]) by smtp.gmail.com with ESMTPSA id a1sm1812547pfn.26.2019.03.20.01.17.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 20 Mar 2019 01:17:41 -0700 (PDT) From: Ming Huang To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Cc: ard.biesheuvel@linaro.org, michael.d.kinney@intel.com, lersek@redhat.com, wanghuiqiang@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, huangdaode@hisilicon.com, john.garry@huawei.com, zhangfeng56@huawei.com, xiaojun2@hisilicon.com, Ming Huang Date: Wed, 20 Mar 2019 16:17:21 +0800 Message-Id: <20190320081729.52806-1-ming.huang@linaro.org> X-Mailer: git-send-email 2.9.5 Subject: [PATCH edk2-non-osi v3 0/8] Upload D0x binary modules X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Wed, 20 Mar 2019 08:17:42 -0000 Main Changes since v2 : 1 Move "Add some header files" patch to the first of this series; Code can also be found in github: https://github.com/hisilicon/OpenPlatformPkg.git branch: 1902-non-osi-v3 Ming Huang (8): Hisilicon/D0x: Add some header files Hisilicon/D06: Remove PCI enumeration dependency from SAS driver Hisilicon/D0x: Update PlatformSysCtrlLib binary Hisilicon/D06: Update Mbigen and gic RAS register Hisilicon/D06: Support PCIe local RAS Hisilicon/D06: Use new flash layout Hisilicon/D06: Fix numa node wrong issue Hisilicon/D06: Add Setup Item "Support DPC" Silicon/Hisilicon/Include/Library/IpmiCmdLib.h | 110 +++++++++++++++++++ Silicon/Hisilicon/Include/Library/LpcLib.h | 113 ++++++++++++++++++++ Silicon/Hisilicon/Include/Library/OemAddressMapLib.h | 45 ++++++++ Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h | 112 +++++++++++++++++++ Silicon/Hisilicon/Include/Library/SerdesLib.h | 21 ++++ Platform/Hisilicon/D06/CustomData.Fv | Bin 0 -> 65536 bytes Platform/Hisilicon/D06/Drivers/IoInitDxe/IoInitDxe.efi | Bin 232832 -> 226784 bytes Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi | Bin 21248 -> 22048 bytes Platform/Hisilicon/D06/Drivers/RasInitDxe/RasInitDxe.efi | Bin 17984 -> 18720 bytes Platform/Hisilicon/D06/Drivers/Sas/SasDriverDxe.depex | Bin 216 -> 36 bytes Platform/Hisilicon/D06/Drivers/Sas/SasDriverDxe.efi | Bin 221312 -> 220640 bytes Platform/Hisilicon/D06/Library/OemAddressMapD06/OemAddressMapD06.lib | Bin 61892 -> 31696 bytes Platform/Hisilicon/D06/MemoryInitPei/MemoryInit.efi | Bin 297696 -> 358656 bytes Platform/Hisilicon/D06/Sec/FVMAIN_SEC.Fv | Bin 1048576 -> 1048576 bytes Platform/Hisilicon/D06/bl1.bin | Bin 12432 -> 12432 bytes Platform/Hisilicon/D06/fip.bin | Bin 113450 -> 121866 bytes Silicon/Hisilicon/Hi1610/Library/PlatformSysCtrlLibHi1610/PlatformSysCtrlLibHi1610.lib | Bin 297590 -> 229128 bytes Silicon/Hisilicon/Hi1616/Library/PlatformSysCtrlLibHi1616/PlatformSysCtrlLibHi1616.lib | Bin 344310 -> 275312 bytes Silicon/Hisilicon/Hi1620/Library/PlatformSysCtrlLibHi1620/PlatformSysCtrlLibHi1620.lib | Bin 356032 -> 375916 bytes 19 files changed, 401 insertions(+) create mode 100644 Silicon/Hisilicon/Include/Library/IpmiCmdLib.h create mode 100755 Silicon/Hisilicon/Include/Library/LpcLib.h create mode 100644 Silicon/Hisilicon/Include/Library/OemAddressMapLib.h create mode 100644 Silicon/Hisilicon/Include/Library/PlatformSysCtrlLib.h create mode 100644 Silicon/Hisilicon/Include/Library/SerdesLib.h create mode 100644 Platform/Hisilicon/D06/CustomData.Fv -- 2.9.5