From: Ming Huang <ming.huang@linaro.org>
To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org,
edk2-devel@lists.01.org, graeme.gregory@linaro.org
Cc: ard.biesheuvel@linaro.org, michael.d.kinney@intel.com,
lersek@redhat.com, wanghuiqiang@huawei.com,
huangming23@huawei.com, zhangjinsong2@huawei.com,
huangdaode@hisilicon.com, john.garry@huawei.com,
zhangfeng56@huawei.com, xiaojun2@hisilicon.com,
Ming Huang <ming.huang@linaro.org>
Subject: [PATCH edk2-non-osi v3 5/8] Hisilicon/D06: Support PCIe local RAS
Date: Wed, 20 Mar 2019 16:17:26 +0800 [thread overview]
Message-ID: <20190320081729.52806-6-ming.huang@linaro.org> (raw)
In-Reply-To: <20190320081729.52806-1-ming.huang@linaro.org>
Add some registers configuration in PcieRasInitDxe and add PCIe
local RAS interrupt handle in trusted firmware to support PCIe
local RAS.
Contributed-under: TianoCore Contribution Agreement 1.1
Signed-off-by: Ming Huang <ming.huang@linaro.org>
Reviewed-by: Leif Lindholm <leif.lindholm@linaro.org>
---
Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi | Bin 21248 -> 22048 bytes
Platform/Hisilicon/D06/bl1.bin | Bin 12432 -> 12432 bytes
Platform/Hisilicon/D06/fip.bin | Bin 113450 -> 121866 bytes
3 files changed, 0 insertions(+), 0 deletions(-)
diff --git a/Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi b/Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi
index 0e22237..f9ceff2 100644
Binary files a/Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi and b/Platform/Hisilicon/D06/Drivers/PcieRasInitDxe/PcieRasInitDxe.efi differ
diff --git a/Platform/Hisilicon/D06/bl1.bin b/Platform/Hisilicon/D06/bl1.bin
index 416535f..d0970e5 100644
Binary files a/Platform/Hisilicon/D06/bl1.bin and b/Platform/Hisilicon/D06/bl1.bin differ
diff --git a/Platform/Hisilicon/D06/fip.bin b/Platform/Hisilicon/D06/fip.bin
index c9b7ca0..795cfb5 100644
Binary files a/Platform/Hisilicon/D06/fip.bin and b/Platform/Hisilicon/D06/fip.bin differ
--
2.9.5
next prev parent reply other threads:[~2019-03-20 8:18 UTC|newest]
Thread overview: 11+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-20 8:17 [PATCH edk2-non-osi v3 0/8] Upload D0x binary modules Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 1/8] Hisilicon/D0x: Add some header files Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 2/8] Hisilicon/D06: Remove PCI enumeration dependency from SAS driver Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 3/8] Hisilicon/D0x: Update PlatformSysCtrlLib binary Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 4/8] Hisilicon/D06: Update Mbigen and gic RAS register Ming Huang
2019-03-20 8:17 ` Ming Huang [this message]
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 6/8] Hisilicon/D06: Use new flash layout Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 7/8] Hisilicon/D06: Fix numa node wrong issue Ming Huang
2019-03-20 8:17 ` [PATCH edk2-non-osi v3 8/8] Hisilicon/D06: Add Setup Item "Support DPC" Ming Huang
2019-03-21 18:33 ` Leif Lindholm
2019-03-21 18:41 ` [PATCH edk2-non-osi v3 0/8] Upload D0x binary modules Leif Lindholm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190320081729.52806-6-ming.huang@linaro.org \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox