From: "Gilbert Chen" <gilbert.chen@hpe.com>
To: devel@edk2.groups.io
Subject: [plaforms/devel-riscv-v2 PATCHv2 00/14] Add SiFive U500 VC707 FPGA Platform
Date: Thu, 19 Sep 2019 11:51:17 +0800 [thread overview]
Message-ID: <20190919035131.4700-1-gilbert.chen@hpe.com> (raw)
"devel-riscv-v2" is a new branch created for reviewing code changes of SiFive U500 VC707 FPGA
platform EDK2 port. Compare to old "devel-riscv" branch, the patches sent to "devel-riscv-v2"
branch are made based on the most recent edk2/master. The corresponding patches of
edk2 code changes were sent to edk2 devel mail list with [edk2-staging/RISC-V-V2] in
patch message subject.
Gilbert Chen (14):
Silicon/SiFive: Initial version of SiFive silicon package
Silicon/SiFive: Add library module of SiFive RISC-V cores
platforms/RiscV: Initial version of RISC-V platform package
RiscV/Include: Initial version of header files in RISC-V platform
package
RiscV/Library: Initial version of libraries introduced in RISC-V
platform package
RiscV/Universal: Initial version of common RISC-V SEC module
RiscV/SiFive: Initial version of SiFive U500 platform package
U500Pkg/Include: Header files of SiFive U500 platform
U500Pkg/Library: Initial version of PlatformBootManagerLib
U500Pkg/Library: Library instances of U500 platform library
U500Pkg/RamFvbServiceruntimeDxe: FVB driver for EFI variable.
U500Pkg/TimerDxe: Platform Timer DXE driver
U500Pkg/PlatformPei: Platform initialization PEIM
Platforms: Readme file updates
Maintainers.txt | 9 +
.../Library/FirmwareContextProcessorSpecificLib.h | 40 +
.../FirmwareContextProcessorSpecificLib.c | 82 ++
.../FirmwareContextProcessorSpecificLib.inf | 33 +
.../RealTimeClockLibNull/RealTimeClockLibNull.c | 204 ++++
.../RealTimeClockLibNull/RealTimeClockLibNull.inf | 30 +
Platform/RiscV/Readme.md | 89 ++
Platform/RiscV/RiscVPlatformPkg.dec | 72 ++
Platform/RiscV/RiscVPlatformPkg.uni | 15 +
Platform/RiscV/RiscVPlatformPkgExtra.uni | 12 +
.../SiFive/U500Pkg/Include/SiFiveU5MCCoreplex.h | 51 +
Platform/RiscV/SiFive/U500Pkg/Include/U500Clint.h | 19 +
.../OpenSbiPlatformLib/OpenSbiPlatformLib.inf | 47 +
.../U500Pkg/Library/OpenSbiPlatformLib/platform.c | 214 ++++
.../Library/PeiCoreInfoHobLib/CoreInfoHob.c | 195 ++++
.../PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf | 58 +
.../Library/PlatformBootManagerLib/MemoryTest.c | 682 ++++++++++++
.../PlatformBootManagerLib/PlatformBootManager.c | 274 +++++
.../PlatformBootManagerLib/PlatformBootManager.h | 135 +++
.../PlatformBootManagerLib.inf | 63 ++
.../Library/PlatformBootManagerLib/PlatformData.c | 49 +
.../Library/PlatformBootManagerLib/Strings.uni | 28 +
.../RiscVPlatformTimerLib/RiscVPlatformTimerLib.S | 48 +
.../RiscVPlatformTimerLib.inf | 39 +
.../U500Pkg/Library/SerialIoLib/SerialIoLib.inf | 31 +
.../U500Pkg/Library/SerialIoLib/SerialPortLib.c | 241 +++++
.../Library/SerialIoLib/U500SerialPortLib.uni | 16 +
Platform/RiscV/SiFive/U500Pkg/Readme.md | 62 ++
Platform/RiscV/SiFive/U500Pkg/U500.dec | 34 +
Platform/RiscV/SiFive/U500Pkg/U500.dsc | 549 ++++++++++
Platform/RiscV/SiFive/U500Pkg/U500.fdf | 335 ++++++
Platform/RiscV/SiFive/U500Pkg/U500.fdf.inc | 52 +
Platform/RiscV/SiFive/U500Pkg/U500.uni | 13 +
Platform/RiscV/SiFive/U500Pkg/U500PkgExtra.uni | 12 +
.../Dxe/RamFvbServicesRuntimeDxe/FvbInfo.c | 127 +++
.../FvbServicesRuntimeDxe.inf | 81 ++
.../Dxe/RamFvbServicesRuntimeDxe/FwBlockService.c | 1123 ++++++++++++++++++++
.../Dxe/RamFvbServicesRuntimeDxe/FwBlockService.h | 187 ++++
.../RamFvbServicesRuntimeDxe/FwBlockServiceDxe.c | 151 +++
.../Dxe/RamFvbServicesRuntimeDxe/RamFlash.c | 144 +++
.../Dxe/RamFvbServicesRuntimeDxe/RamFlash.h | 85 ++
.../Dxe/RamFvbServicesRuntimeDxe/RamFlashDxe.c | 20 +
.../SiFive/U500Pkg/Universal/Dxe/TimerDxe/Timer.c | 311 ++++++
.../SiFive/U500Pkg/Universal/Dxe/TimerDxe/Timer.h | 174 +++
.../U500Pkg/Universal/Dxe/TimerDxe/Timer.uni | 14 +
.../U500Pkg/Universal/Dxe/TimerDxe/TimerDxe.inf | 48 +
.../U500Pkg/Universal/Dxe/TimerDxe/TimerExtra.uni | 12 +
.../SiFive/U500Pkg/Universal/Pei/PlatformPei/Fv.c | 49 +
.../U500Pkg/Universal/Pei/PlatformPei/MemDetect.c | 74 ++
.../U500Pkg/Universal/Pei/PlatformPei/Platform.c | 313 ++++++
.../U500Pkg/Universal/Pei/PlatformPei/Platform.h | 92 ++
.../Universal/Pei/PlatformPei/PlatformPei.inf | 75 ++
Platform/RiscV/SiFive/U500Pkg/VarStore.fdf.inc | 78 ++
Platform/RiscV/Universal/Sec/Riscv64/SecEntry.S | 438 ++++++++
Platform/RiscV/Universal/Sec/SecMain.c | 524 +++++++++
Platform/RiscV/Universal/Sec/SecMain.h | 57 +
Platform/RiscV/Universal/Sec/SecMain.inf | 75 ++
Readme.md | 11 +
.../E51/Library/PeiCoreInfoHobLib/CoreInfoHob.c | 242 +++++
.../PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf | 51 +
Silicon/SiFive/Include/Library/SiFiveE51.h | 60 ++
Silicon/SiFive/Include/Library/SiFiveU54.h | 60 ++
.../SiFive/Include/Library/SiFiveU54MCCoreplex.h | 55 +
Silicon/SiFive/SiFive.dec | 39 +
.../U54/Library/PeiCoreInfoHobLib/CoreInfoHob.c | 294 +++++
.../PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf | 51 +
.../Library/PeiCoreInfoHobLib/CoreInfoHob.c | 185 ++++
.../PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf | 50 +
68 files changed, 9183 insertions(+)
create mode 100644 Platform/RiscV/Include/Library/FirmwareContextProcessorSpecificLib.h
create mode 100644 Platform/RiscV/Library/FirmwareContextProcessorSpecificLib/FirmwareContextProcessorSpecificLib.c
create mode 100644 Platform/RiscV/Library/FirmwareContextProcessorSpecificLib/FirmwareContextProcessorSpecificLib.inf
create mode 100644 Platform/RiscV/Library/RealTimeClockLibNull/RealTimeClockLibNull.c
create mode 100644 Platform/RiscV/Library/RealTimeClockLibNull/RealTimeClockLibNull.inf
create mode 100644 Platform/RiscV/Readme.md
create mode 100644 Platform/RiscV/RiscVPlatformPkg.dec
create mode 100644 Platform/RiscV/RiscVPlatformPkg.uni
create mode 100644 Platform/RiscV/RiscVPlatformPkgExtra.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Include/SiFiveU5MCCoreplex.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Include/U500Clint.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/OpenSbiPlatformLib/OpenSbiPlatformLib.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/OpenSbiPlatformLib/platform.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PeiCoreInfoHobLib/CoreInfoHob.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/MemoryTest.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/PlatformBootManager.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/PlatformBootManager.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/PlatformBootManagerLib.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/PlatformData.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/PlatformBootManagerLib/Strings.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/RiscVPlatformTimerLib/RiscVPlatformTimerLib.S
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/RiscVPlatformTimerLib/RiscVPlatformTimerLib.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/SerialIoLib/SerialIoLib.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/SerialIoLib/SerialPortLib.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Library/SerialIoLib/U500SerialPortLib.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Readme.md
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500.dec
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500.dsc
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500.fdf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500.fdf.inc
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/U500PkgExtra.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/FvbInfo.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/FvbServicesRuntimeDxe.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/FwBlockService.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/FwBlockService.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/FwBlockServiceDxe.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/RamFlash.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/RamFlash.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/RamFvbServicesRuntimeDxe/RamFlashDxe.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/TimerDxe/Timer.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/TimerDxe/Timer.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/TimerDxe/Timer.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/TimerDxe/TimerDxe.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Dxe/TimerDxe/TimerExtra.uni
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Pei/PlatformPei/Fv.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Pei/PlatformPei/MemDetect.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Pei/PlatformPei/Platform.c
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Pei/PlatformPei/Platform.h
create mode 100644 Platform/RiscV/SiFive/U500Pkg/Universal/Pei/PlatformPei/PlatformPei.inf
create mode 100644 Platform/RiscV/SiFive/U500Pkg/VarStore.fdf.inc
create mode 100644 Platform/RiscV/Universal/Sec/Riscv64/SecEntry.S
create mode 100644 Platform/RiscV/Universal/Sec/SecMain.c
create mode 100644 Platform/RiscV/Universal/Sec/SecMain.h
create mode 100644 Platform/RiscV/Universal/Sec/SecMain.inf
create mode 100644 Silicon/SiFive/E51/Library/PeiCoreInfoHobLib/CoreInfoHob.c
create mode 100644 Silicon/SiFive/E51/Library/PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf
create mode 100644 Silicon/SiFive/Include/Library/SiFiveE51.h
create mode 100644 Silicon/SiFive/Include/Library/SiFiveU54.h
create mode 100644 Silicon/SiFive/Include/Library/SiFiveU54MCCoreplex.h
create mode 100644 Silicon/SiFive/SiFive.dec
create mode 100644 Silicon/SiFive/U54/Library/PeiCoreInfoHobLib/CoreInfoHob.c
create mode 100644 Silicon/SiFive/U54/Library/PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf
create mode 100644 Silicon/SiFive/U54MCCoreplex/Library/PeiCoreInfoHobLib/CoreInfoHob.c
create mode 100644 Silicon/SiFive/U54MCCoreplex/Library/PeiCoreInfoHobLib/PeiCoreInfoHobLib.inf
--
2.12.0.windows.1
next reply other threads:[~2019-09-19 3:51 UTC|newest]
Thread overview: 43+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-09-19 3:51 Gilbert Chen [this message]
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 01/14] Silicon/SiFive: Initial version of SiFive silicon package Gilbert Chen
2019-10-01 0:41 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 02/14] Silicon/SiFive: Add library module of SiFive RISC-V cores Gilbert Chen
2019-10-01 21:14 ` [edk2-devel] " Leif Lindholm
2019-10-16 1:36 ` Abner Chang
2019-10-17 10:33 ` Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 03/14] platforms/RiscV: Initial version of RISC-V platform package Gilbert Chen
2019-10-02 9:07 ` [edk2-devel] " Leif Lindholm
2019-10-15 15:24 ` Abner Chang
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 04/14] RiscV/Include: Initial version of header files in " Gilbert Chen
2019-10-02 16:46 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 05/14] RiscV/Library: Initial version of libraries introduced " Gilbert Chen
2019-10-02 17:04 ` [edk2-devel] " Leif Lindholm
2019-10-15 15:26 ` Abner Chang
2019-10-18 5:23 ` Abner Chang
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 06/14] RiscV/Universal: Initial version of common RISC-V SEC module Gilbert Chen
2019-10-02 19:43 ` [edk2-devel] " Leif Lindholm
2019-10-15 15:27 ` Abner Chang
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 07/14] RiscV/SiFive: Initial version of SiFive U500 platform package Gilbert Chen
2019-10-02 20:16 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 08/14] U500Pkg/Include: Header files of SiFive U500 platform Gilbert Chen
2019-10-02 21:00 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 09/14] U500Pkg/Library: Initial version of PlatformBootManagerLib Gilbert Chen
2019-10-02 22:02 ` [edk2-devel] " Leif Lindholm
2019-10-18 6:23 ` Abner Chang
2019-10-21 14:51 ` Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 10/14] U500Pkg/Library: Library instances of U500 platform library Gilbert Chen
2019-10-03 16:32 ` [edk2-devel] " Leif Lindholm
2019-10-17 2:21 ` Abner Chang
2019-10-17 7:44 ` Abner Chang
2019-10-17 11:19 ` Leif Lindholm
2019-10-17 16:09 ` Abner Chang
2019-10-17 16:38 ` Leif Lindholm
2019-10-18 5:24 ` Abner Chang
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 11/14] U500Pkg/RamFvbServiceruntimeDxe: FVB driver for EFI variable Gilbert Chen
2019-10-03 16:58 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 12/14] U500Pkg/TimerDxe: Platform Timer DXE driver Gilbert Chen
2019-10-03 17:30 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 13/14] U500Pkg/PlatformPei: Platform initialization PEIM Gilbert Chen
2019-10-03 17:38 ` [edk2-devel] " Leif Lindholm
2019-09-19 3:51 ` [plaforms/devel-riscv-v2 PATCHv2 14/14] Platforms: Readme file updates Gilbert Chen
2019-10-03 17:45 ` [edk2-devel] " Leif Lindholm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190919035131.4700-1-gilbert.chen@hpe.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox