From: "Pankaj Bansal" <pankaj.bansal@nxp.com>
To: Leif Lindholm <leif@nuviainc.com>,
Meenakshi Aggarwal <meenakshi.aggarwal@nxp.com>,
Michael D Kinney <michael.d.kinney@intel.com>,
devel@edk2.groups.io, Varun Sethi <V.Sethi@nxp.com>,
Samer El-Haj-Mahmoud <Samer.El-Haj-Mahmoud@arm.com>,
Jon Nettleton <jon@solid-run.com>,
Ard Biesheuvel <ard.biesheuvel@linaro.org>
Subject: [PATCH edk2-platforms v5 00/24] Add PEI phase to LS1043ARDB Platform
Date: Fri, 15 May 2020 10:59:51 +0530 [thread overview]
Message-ID: <20200515052952.20914-1-pankaj.bansal@oss.nxp.com> (raw)
From: Pankaj Bansal <pankaj.bansal@nxp.com>
This patch series adds PEI phase to NXP LS1043ARDB Platform.
V4 series can be referred here:
https://edk2.groups.io/g/devel/message/58367
I have taken care of the review comments received on V4.
I am only sending the patch in V5 that needed rework.
rest of the patches can be taken from V4
Pankaj Bansal (13):
Silicon/NXP: Move RAM retrieval from SocLib
Platform/NXP/LS1043aRdbPkg: Add Clock retrieval APIs
Silicon/NXP: Use Clock retrieval PPI in modules
Silicon: NXP: Remove direct calls to SwapMmio* APIs
Silicon/NXP: Add Chassis2 Package
Silicon/NXP/LS1043A: Use ChassisLib from Chassis2 Pkg
Silicon/NXP/LS1043A: Move SocLib to Soc Package
NXP/LS1043aRdbPkg/ArmPlatformLib: Remove extern SocInit
NXP: LS1043aRdbPkg: Use ArmPlatformHelper.S from ArmPlatformPkg
Platform/NXP: Use FV rules from ArmVirtPkg
Platform/NXP/LS1043aRdbPkg: Add VarStore
Silicon/NXP: move MemoryInitPeiLib as per PEIM structures
Platform/NXP/LS1043aRdbPkg: Add PEI Phase
Silicon/NXP/Chassis2/Chassis2.dec | 22 ++
Silicon/NXP/NxpQoriqLs.dec | 15 +-
Silicon/NXP/Chassis2/Chassis2.dsc.inc | 10 +
Silicon/NXP/LS1043A/LS1043A.dsc.inc | 11 +-
Silicon/NXP/NxpQoriqLs.dsc.inc | 67 +++--
Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.dsc | 11 -
Platform/NXP/LS1043aRdbPkg/LS1043aRdbPkg.fdf | 21 +-
.../Drivers/PlatformDxe/PlatformDxe.inf | 1 +
.../Library/ArmPlatformLib/ArmPlatformLib.inf | 2 +
.../Library/ChassisLib/ChassisLib.inf | 33 +++
Silicon/NXP/Drivers/I2cDxe/I2cDxe.inf | 2 +-
.../Library/SocLib/SocLib.inf} | 20 +-
.../NXP/Library/DUartPortLib/DUartPortLib.inf | 5 +-
.../MemoryInitPeiLib.inf | 10 +-
Silicon/NXP/Chassis2/Include/Chassis.h | 36 +++
Silicon/NXP/Drivers/I2cDxe/I2cDxe.h | 6 -
Silicon/NXP/Include/Chassis2/NxpSoc.h | 53 ----
Silicon/NXP/Include/DramInfo.h | 38 ---
Silicon/NXP/Include/Library/ChassisLib.h | 51 ++++
Silicon/NXP/Include/Library/IoAccessLib.h | 236 +--------------
Silicon/NXP/Include/Library/SocLib.h | 52 ++++
Silicon/NXP/Include/Ppi/NxpPlatformGetClock.h | 52 ++++
Silicon/NXP/LS1043A/Include/Soc.h | 11 +
Silicon/NXP/Library/DUartPortLib/DUart.h | 8 +-
.../MemoryInitPeiLib/MemoryInitPeiLib.h | 40 +++
Silicon/NXP/Library/SocLib/NxpChassis.h | 22 --
.../Library/ArmPlatformLib/ArmPlatformLib.c | 59 +++-
.../Chassis2/Library/ChassisLib/ChassisLib.c | 98 +++++++
Silicon/NXP/Drivers/I2cDxe/I2cDxe.c | 3 +-
Silicon/NXP/LS1043A/Library/SocLib/SocLib.c | 77 +++++
.../NXP/Library/DUartPortLib/DUartPortLib.c | 7 +-
Silicon/NXP/Library/IoAccessLib/IoAccessLib.c | 17 +-
.../Library/MemoryInitPei/MemoryInitPeiLib.c | 140 ---------
.../MemoryInitPeiLib/MemoryInitPeiLib.c | 276 ++++++++++++++++++
Silicon/NXP/Library/SocLib/Chassis.c | 143 ---------
Silicon/NXP/Library/SocLib/Chassis2/Soc.c | 69 -----
Platform/NXP/FVRules.fdf.inc | 59 ++--
.../AArch64/ArmPlatformHelper.S | 60 ++--
Platform/NXP/LS1043aRdbPkg/VarStore.fdf.inc | 91 ++++++
39 files changed, 1087 insertions(+), 847 deletions(-)
create mode 100644 Silicon/NXP/Chassis2/Chassis2.dec
create mode 100644 Silicon/NXP/Chassis2/Chassis2.dsc.inc
create mode 100644 Silicon/NXP/Chassis2/Library/ChassisLib/ChassisLib.inf
rename Silicon/NXP/{Library/SocLib/LS1043aSocLib.inf => LS1043A/Library/SocLib/SocLib.inf} (56%)
rename Silicon/NXP/Library/{MemoryInitPei => MemoryInitPeiLib}/MemoryInitPeiLib.inf (74%)
create mode 100644 Silicon/NXP/Chassis2/Include/Chassis.h
delete mode 100644 Silicon/NXP/Include/Chassis2/NxpSoc.h
delete mode 100644 Silicon/NXP/Include/DramInfo.h
create mode 100644 Silicon/NXP/Include/Library/ChassisLib.h
create mode 100644 Silicon/NXP/Include/Library/SocLib.h
create mode 100644 Silicon/NXP/Include/Ppi/NxpPlatformGetClock.h
create mode 100644 Silicon/NXP/Library/MemoryInitPeiLib/MemoryInitPeiLib.h
delete mode 100644 Silicon/NXP/Library/SocLib/NxpChassis.h
create mode 100644 Silicon/NXP/Chassis2/Library/ChassisLib/ChassisLib.c
create mode 100644 Silicon/NXP/LS1043A/Library/SocLib/SocLib.c
delete mode 100644 Silicon/NXP/Library/MemoryInitPei/MemoryInitPeiLib.c
create mode 100644 Silicon/NXP/Library/MemoryInitPeiLib/MemoryInitPeiLib.c
delete mode 100644 Silicon/NXP/Library/SocLib/Chassis.c
delete mode 100644 Silicon/NXP/Library/SocLib/Chassis2/Soc.c
create mode 100644 Platform/NXP/LS1043aRdbPkg/VarStore.fdf.inc
--
2.17.1
next reply other threads:[~2020-05-14 5:31 UTC|newest]
Thread overview: 3+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-15 5:29 Pankaj Bansal [this message]
2020-05-15 5:29 ` [PATCH edk2-platforms v5 12/24] Silicon/NXP: Move RAM retrieval from SocLib Pankaj Bansal
2020-05-15 22:13 ` Leif Lindholm
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200515052952.20914-1-pankaj.bansal@oss.nxp.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox