From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f67.google.com (mail-wr1-f67.google.com [209.85.221.67]) by mx.groups.io with SMTP id smtpd.web11.22930.1591975972375746853 for ; Fri, 12 Jun 2020 08:32:52 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@nuviainc-com.20150623.gappssmtp.com header.s=20150623 header.b=gtd09hqO; spf=pass (domain: nuviainc.com, ip: 209.85.221.67, mailfrom: leif@nuviainc.com) Received: by mail-wr1-f67.google.com with SMTP id c3so10135143wru.12 for ; Fri, 12 Jun 2020 08:32:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuviainc-com.20150623.gappssmtp.com; s=20150623; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=SsvJUVjO9LOAeIIzRrFGRDENa7t/b/X7OzG4Q5vmDzI=; b=gtd09hqO03Oyv3RN/vn28P7bVU6j88RdyRJ+9ZeJdRc8XNgUwQsVq1oyC3crniV8Ji UyAJLRN3103ZnhoTX0yuYF9/rh15nDGG+6ZnjXnrE3KmDJ4904WchcndNtNGcBye6yLl NKMpHl43RFOr+C8AhxTGUnLnP/5U3fkFH7IkCnmurk8ajaEt6O16bY+4REDCpTQA21Cj 5WezuU25ULb9c+ewep+OKdki4R58GEyPu9S1kUwVDHzOvDnjJwCfq5ijYx/5x7Bka6Zq SbHayRDsZr+YrKyqTaN5SeoEdgHp49/g9xs68dRl134uodpBWlLy3uWqH+wBLkyrmy99 CDtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=SsvJUVjO9LOAeIIzRrFGRDENa7t/b/X7OzG4Q5vmDzI=; b=r9JMBdjb3Q1DrrMQ7fP8OO6tI6Bn1jVMj0M6AUFpiHcYALuvUIOIoikI7V5WNc/U84 2uVIpXFxP/Q2ryyk6HRLxKfCUl8gZjJBiTgKoCS9CEtK0MDXmBVZzXdBL0TYum1BE8Qs xK2Nc23mYDaYbgMjBceUNLFA30q2kQVpP5IbVjpSk9PtZTY0OHw5E/UJT46HO3ydkH1t kMml5fwuLs6BtLRsLIJY7ms1dY+sib3HrrsIF8vfZ3P6Cs27hKWlbsuNt8fY5sgpTJFB bMvMYC0yhvPUGlz+pA9WqMJN2BW5FKBTmGnixKmKaV5AYXnWgHDVD0/ycJLahkX9lsjk 68eQ== X-Gm-Message-State: AOAM532kviQOqZqTAh5/wDxdT1BQy67DT7743Crxt4fCh0bwF1hmBpZD XPv1SNGQYt5yBE2apNznsFNyEg== X-Google-Smtp-Source: ABdhPJx1Ql6+5EyMSyg0XO1hw0bbqVkH+NpVCxMVg+W9EkPAqldmEEv+JvB1N8v/Ul0v42kxc0fFHg== X-Received: by 2002:a5d:628c:: with SMTP id k12mr15485402wru.211.1591975970984; Fri, 12 Jun 2020 08:32:50 -0700 (PDT) Return-Path: Received: from vanye ([2001:470:1f09:12f0:b26e:bfff:fea9:f1b8]) by smtp.gmail.com with ESMTPSA id q4sm8975481wma.47.2020.06.12.08.32.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 12 Jun 2020 08:32:50 -0700 (PDT) Date: Fri, 12 Jun 2020 16:32:48 +0100 From: "Leif Lindholm" To: Wasim Khan Cc: devel@edk2.groups.io, meenakshi.aggarwal@nxp.com, V.Sethi@nxp.com, ard.biesheuvel@arm.com, Wasim Khan Subject: Re: [PATCH edk2-platforms v5 0/3] Add SerDes Support Message-ID: <20200612153248.GH28566@vanye> References: <1591642355-26470-1-git-send-email-wasim.khan@oss.nxp.com> MIME-Version: 1.0 In-Reply-To: <1591642355-26470-1-git-send-email-wasim.khan@oss.nxp.com> User-Agent: Mutt/1.10.1 (2018-07-13) Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Tue, Jun 09, 2020 at 00:22:32 +0530, Wasim Khan wrote: > From: Wasim Khan > > NXP SoCs supports different Serdes protocols using reset > configuration word (RCW). > Based on Serdes protocol value in reset configuration word (RCW) > different IP blocks gets enabled in HW. > > This patch series implements SerDesHelperLib and provide SoC specific > serdes configuration for LS1043A, which can be used by different IPs > (Ex: PCIe) to know the enabled interfaces and perform the required > initialization. > > V1 Series can be referred here: > https://edk2.groups.io/g/devel/message/60542 > > V2 Series can be referred here: > https://edk2.groups.io/g/devel/message/60836 > > V3 Series can be referred here: > https://edk2.groups.io/g/devel/message/60901 > > Changes in V4: > - Included SocSerDes.h , which got missed in V3 > > Changes in V5: > - Corrected enum value and CheckPatch fix For the series: Reviewed-by: Leif Lindholm Pushed as 6d4fed696d00..c764551258ee. > Wasim Khan (3): > Silicon/NXP/Library: Implement SerDesHelperLib > Silicon/NXP: LS1043A: Add SerDes Support > Silicon/NXP: PciHostBridgeLib: Initialize only enabled PCIe > controllers > > Silicon/NXP/NxpQoriqLs.dec | 1 + > Silicon/NXP/LS1043A/LS1043A.dsc.inc | 2 + > Silicon/NXP/LS1043A/Library/SocLib/SocLib.inf | 6 + > Silicon/NXP/Library/PciHostBridgeLib/PciHostBridgeLib.inf | 1 + > Silicon/NXP/Library/SerDesHelperLib/SerDesHelperLib.inf | 28 ++++ > Silicon/NXP/Include/Library/SerDes.h | 28 ++++ > Silicon/NXP/Include/Library/SerDesHelperLib.h | 64 ++++++++ > Silicon/NXP/LS1043A/Include/SocSerDes.h | 33 ++++ > Silicon/NXP/LS1043A/Library/SocLib/SerDes.c | 119 ++++++++++++++ > Silicon/NXP/Library/PciHostBridgeLib/PciHostBridgeLib.c | 35 ++++- > Silicon/NXP/Library/SerDesHelperLib/SerDesHelperLib.c | 164 ++++++++++++++++++++ > 11 files changed, 480 insertions(+), 1 deletion(-) > create mode 100644 Silicon/NXP/Library/SerDesHelperLib/SerDesHelperLib.inf > create mode 100644 Silicon/NXP/Include/Library/SerDes.h > create mode 100644 Silicon/NXP/Include/Library/SerDesHelperLib.h > create mode 100644 Silicon/NXP/LS1043A/Include/SocSerDes.h > create mode 100644 Silicon/NXP/LS1043A/Library/SocLib/SerDes.c > create mode 100644 Silicon/NXP/Library/SerDesHelperLib/SerDesHelperLib.c > > -- > 2.7.4 >