From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from NAM02-SN1-obe.outbound.protection.outlook.com (NAM02-SN1-obe.outbound.protection.outlook.com []) by mx.groups.io with SMTP id smtpd.web11.404.1592585802996773386 for ; Fri, 19 Jun 2020 09:56:43 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@amdcloud.onmicrosoft.com header.s=selector2-amdcloud-onmicrosoft-com header.b=Unnb5+Jj; spf=none, err=SPF record not found (domain: amd.com, ip: , mailfrom: garrett.kirkendall@amd.com) ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ffj4X+tD0CgkAVPLdsaROJIzWiULKF/FvhC+EdzQrNctA9vZS9Mtlq6LTjm6Bfr0/OXU9RuWkdWlCS+QSshZZgoVcCnnweyUwuRYtFt2L4xsYWLNDXh8/o23E0ciSXYpRNmWCTOAersOo7IE7akJKa9eKV+5dkqT31/x18fn5JHOH348KVj+leWA7nieNWHQsDLgAv3OU3yaMCLb4KNmokyrSoqVD2/9ZenEn+BhXNzW/2DyYS8GVSyDfbdsIA/bwoD/OSsa6/xs/VgYEufyQpaK27nTJdllANSsSFil1gCLc/X6hLJ7GmGFzoZJoSKntzBf71AvsK/8ZTJssCvFPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1NLHDuEFPzi/20dWgoH9c7qGh7aP86ISLepDCVRV4qA=; b=OhPeyZjamNUm+z5wfRpqR0021cRu1ZB2mOehZ5HXv97KzHJlZEpNgF3zFf6skpX6LE13uNoQsJ4ELCi+s6faUiXQNxhsLifcv9tHhq0mH0lD6B/Q6s2EYDeCGsSOpLbynnAo1myM/NIxm0EEMgbZDwZVSEJPAsB+5jtOL3Jthcw/okw0dnEnWkL0oowobucIBItO6JFaF2Eqlg71jwhrdPMjO1hrUar7wn8+/ngEme5wzTakd+vXqJMjnR03WU31xrmp04nbn5Zap/7H0vlDrUGlKESeZ/W5MrNbJWEKikAt5G4VZa/44nr6bqIWUUjR82gMHSNGkCbxfH3qKR/3pw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=1NLHDuEFPzi/20dWgoH9c7qGh7aP86ISLepDCVRV4qA=; b=Unnb5+JjbyKNWc6V5KdyTdKRUpRGxOuDU3Qk2S1WXnEB3s4AyWvnVzEKdWmK0DeKYKpkoEBOQNglN+wTN4ZVqEAgalzJvi+Psnqs8u2SHWybRBXZ3C2rg3o2Z1YEWDOTtF+gvxSxkwl83GS0fnppTx3J4QSeA0mgbAzLnDSImgw= Authentication-Results: edk2.groups.io; dkim=none (message not signed) header.d=none;edk2.groups.io; dmarc=none action=none header.from=amd.com; Received: from SN1PR12MB2352.namprd12.prod.outlook.com (2603:10b6:802:25::13) by SA0PR12MB4448.namprd12.prod.outlook.com (2603:10b6:806:94::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3109.22; Fri, 19 Jun 2020 16:56:42 +0000 Received: from SN1PR12MB2352.namprd12.prod.outlook.com ([fe80::156e:ce6d:a148:274e]) by SN1PR12MB2352.namprd12.prod.outlook.com ([fe80::156e:ce6d:a148:274e%7]) with mapi id 15.20.3109.021; Fri, 19 Jun 2020 16:56:42 +0000 From: "Kirkendall, Garrett" To: devel@edk2.groups.io Cc: Eric Dong , Ray Ni , Laszlo Ersek Subject: [PATCH v5 4/4] UefiCpuPkg: PiSmmCpuDxeSmm skip MSR_IA32_MISC_ENABLE manipulation on AMD Date: Fri, 19 Jun 2020 11:56:29 -0500 Message-Id: <20200619165629.9545-5-Garrett.Kirkendall@amd.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200619165629.9545-1-Garrett.Kirkendall@amd.com> References: <20200619165629.9545-1-Garrett.Kirkendall@amd.com> X-ClientProxiedBy: SN6PR01CA0024.prod.exchangelabs.com (2603:10b6:805:b6::37) To SN1PR12MB2352.namprd12.prod.outlook.com (2603:10b6:802:25::13) Return-Path: Garrett.Kirkendall@amd.com MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 Received: from biosdev-01.amd.com (165.204.78.2) by SN6PR01CA0024.prod.exchangelabs.com (2603:10b6:805:b6::37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3109.22 via Frontend Transport; Fri, 19 Jun 2020 16:56:42 +0000 X-Mailer: git-send-email 2.27.0 X-Originating-IP: [165.204.78.2] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: f2d298c7-851b-4a5b-9159-08d81471be15 X-MS-TrafficTypeDiagnostic: SA0PR12MB4448: X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:7691; X-Forefront-PRVS: 0439571D1D X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: +F8Cjmgk/gtVNho5CgJ+zMCqaOq15UoMCog1xE42rs62aT7k7yBpZLW4ueLdTdsrr0qVq1AypbtanC1Qy6wtowSp49Cr8yBY1oGeSb7EvGCWLsBvhyrFFpqktFl4MpV7aTMq1PAGfYKdviyjjk82aFn8V8hRVfkxfiA3JoKaSS4IBE+Wjq48FBMeuxjqT0qkHt/QewDRbV3P1LUizinZTmPJuoiUE4dPloZp5wR3X4meRh0s3ru/+PFZy+eI8R/9S+xzr3hyv8+DRgVW374c+ehwJZofCheHUdQhzbE/KPsccG2XkFnN/3H6GvjVeN6iOiqbmuEzrBtnmtghTobzlw== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:SN1PR12MB2352.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(6029001)(4636009)(366004)(346002)(39860400002)(136003)(376002)(396003)(83380400001)(478600001)(52116002)(7696005)(66946007)(5660300002)(6666004)(66556008)(66476007)(86362001)(316002)(6486002)(186003)(26005)(4326008)(8676002)(19627235002)(2906002)(8936002)(54906003)(2616005)(1076003)(36756003)(16526019)(6916009)(956004);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData: BdPxOHfioQH7OioNvVxXvyOtOciqcOn2xvuE+eazqWHLV5ZHtxTgMfyXzKeTQhnFV4Fu0h+BEb1lNn5WhOQ1DwHfF2JiAkXVYecUYXGW8eCuMihoBRf0Ta4zNAG65ECtn9X4wBrbe7o2iBUKnm/AhKHisdaPufLbu7lqWaUhRcJ71a4nAD2DFLBmVA2ZSSPVoVQVti0hqKhSGfSrbgWh2IbC7USckfCn9hUGYxDjCi23amZTSXcLO7LSB/ovWmT7aTRblX3bm51rn+AjUEljX/EUxajACIyDkxqpKlSmlvTN2MQ8DisSIgmQyH/2qwAAJYZKzWs7IYcAboomHN8Wrch7srYRpQWX2Rvw8YJL3ON0tltY/GJ55hoXHIRCkjEiAfTPoisazqT7xldZBXBLo8NUQi7gvP6P1uH4uRRspQ+1AQhTbOFsPSJkAuAwp/KtJnpf+OgsgCpZm+BM6ekkdUQDxZChMOw2aJbWkkg4q8E= X-OriginatorOrg: amd.com X-MS-Exchange-CrossTenant-Network-Message-Id: f2d298c7-851b-4a5b-9159-08d81471be15 X-MS-Exchange-CrossTenant-OriginalArrivalTime: 19 Jun 2020 16:56:42.7828 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 96rGfHpaP7Y2AVqu9JBrIrr7iA2ssd/rvzAN9w4vszzwvMrrFKTOvG0/OROldVSinbi2e6Laal4gpDpi3xnmVA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: SA0PR12MB4448 Content-Transfer-Encoding: quoted-printable Content-Type: text/plain AMD does not support MSR_IA32_MISC_ENABLE. Accessing that register causes and exception on AMD processors. If Execution Disable is supported, but if the processor is an AMD processor, skip manipulating MSR_IA32_MISC_ENABLE[34] XD Disable bit. Cc: Eric Dong Cc: Ray Ni Cc: Laszlo Ersek Signed-off-by: Garrett Kirkendall --- Notes: Tested on Intel hardware with Laszlo Ersek's help =20=20=20=20 (1) downloaded two Linux images from provided links. (2) Test using a 32-bit guest on an Intel host (standing in your edk2 t= ree, with the patches applied): =20=20=20=20 $ build -a IA32 -b DEBUG -p OvmfPkg/OvmfPkgIa32.dsc -t GCC5 -D SMM_REQU= IRE =20=20=20=20 $ qemu-system-i386 \ -cpu coreduo,-nx \ -machine q35,smm=3Don,accel=3Dkvm \ -m 4096 \ -smp 4 \ -global driver=3Dcfi.pflash01,property=3Dsecure,value=3Don \ -drive if=3Dpflash,format=3Draw,unit=3D0,readonly=3Don,file=3DBuild= /OvmfIa32/DEBUG_GCC5/FV/OVMF_CODE.fd \ -drive if=3Dpflash,format=3Draw,unit=3D1,snapshot=3Don,file=3DBuild= /OvmfIa32/DEBUG_GCC5/FV/OVMF_VARS.fd \ -drive id=3Dhdd,if=3Dnone,format=3Dqcow2,snapshot=3Don,file=3Dfedor= a-30-efi-systemd-i686.qcow2 \ -device virtio-scsi-pci,id=3Dscsi0 \ -device scsi-hd,drive=3Dhdd,bus=3Dscsi0.0,bootindex=3D1 =20=20=20=20 (Once you get a login prompt, feel free to interrupt QEMU with Ctrl-C.) =20=20=20=20 (3) Test using a 64-bit guest on an Intel host: =20=20=20=20 $ build -a IA32 -a X64 -b DEBUG -p OvmfPkg/OvmfPkgIa32X64.dsc -t GCC5 -= D SMM_REQUIRE =20=20=20=20 $ qemu-system-x86_64 \ -cpu host \ -machine q35,smm=3Don,accel=3Dkvm \ -m 4096 \ -smp 4 \ -global driver=3Dcfi.pflash01,property=3Dsecure,value=3Don \ -drive if=3Dpflash,format=3Draw,unit=3D0,readonly=3Don,file=3DBuild= /Ovmf3264/DEBUG_GCC5/FV/OVMF_CODE.fd \ -drive if=3Dpflash,format=3Draw,unit=3D1,snapshot=3Don,file=3DBuild= /Ovmf3264/DEBUG_GCC5/FV/OVMF_VARS.fd \ -drive id=3Dhdd,if=3Dnone,format=3Dqcow2,snapshot=3Don,file=3Dfedor= a-31-efi-grub2-x86_64.qcow2 \ -device virtio-scsi-pci,id=3Dscsi0 \ -device scsi-hd,drive=3Dhdd,bus=3Dscsi0.0,bootindex=3D1 =20=20=20=20 Tested on real AMD Hardware UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h | 3 +++ UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c | 9 ++++++++- UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm | 19 +++++++++++++++++-- UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm | 20 ++++++++++++++++++-- 4 files changed, 46 insertions(+), 5 deletions(-) diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h b/UefiCpuPkg/Pi= SmmCpuDxeSmm/SmmProfileInternal.h index 43f6935cf9dc..993360a8a8c1 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h @@ -2,6 +2,7 @@ SMM profile internal header file.=0D =0D Copyright (c) 2012 - 2018, Intel Corporation. All rights reserved.
=0D +Copyright (c) 2020, AMD Incorporated. All rights reserved.
=0D SPDX-License-Identifier: BSD-2-Clause-Patent=0D =0D **/=0D @@ -13,6 +14,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #include =0D #include =0D #include =0D +#include =0D #include =0D =0D #include "SmmProfileArch.h"=0D @@ -99,6 +101,7 @@ extern SMM_S3_RESUME_STATE *mSmmS3ResumeState; extern UINTN gSmiExceptionHandlers[];=0D extern BOOLEAN mXdSupported;=0D X86_ASSEMBLY_PATCH_LABEL gPatchXdSupported;=0D +X86_ASSEMBLY_PATCH_LABEL gPatchMsrIa32MiscEnableSupported;=0D extern UINTN *mPFEntryCount;=0D extern UINT64 (*mLastPFEntryValue)[MAX_PF_ENTRY_COUNT];= =0D extern UINT64 *(*mLastPFEntryPointer)[MAX_PF_ENTRY_COUN= T];=0D diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c b/UefiCpuPkg/PiSmmCpuDx= eSmm/SmmProfile.c index c47b5573e366..d7ed9ab7a770 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c @@ -2,7 +2,7 @@ Enable SMM profile.=0D =0D Copyright (c) 2012 - 2019, Intel Corporation. All rights reserved.
=0D -Copyright (c) 2017, AMD Incorporated. All rights reserved.
=0D +Copyright (c) 2017 - 2020, AMD Incorporated. All rights reserved.
=0D =0D SPDX-License-Identifier: BSD-2-Clause-Patent=0D =0D @@ -1015,6 +1015,13 @@ CheckFeatureSupported ( mXdSupported =3D FALSE;=0D PatchInstructionX86 (gPatchXdSupported, mXdSupported, 1);=0D }=0D +=0D + if (StandardSignatureIsAuthenticAMD ()) {=0D + //=0D + // AMD processors do not support MSR_IA32_MISC_ENABLE=0D + //=0D + PatchInstructionX86 (gPatchMsrIa32MiscEnableSupported, FALSE, 1);=0D + }=0D }=0D =0D if (mBtsSupported) {=0D diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm b/UefiCpuPkg/PiSm= mCpuDxeSmm/Ia32/SmiEntry.nasm index f96de9bdeb43..167f5e14dbd4 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm @@ -1,5 +1,6 @@ ;-------------------------------------------------------------------------= ----- ;=0D ; Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.
=0D +; Copyright (c) 2020, AMD Incorporated. All rights reserved.
=0D ; SPDX-License-Identifier: BSD-2-Clause-Patent=0D ;=0D ; Module Name:=0D @@ -59,6 +60,7 @@ global ASM_PFX(gPatchSmiStack) global ASM_PFX(gPatchSmbase)=0D extern ASM_PFX(mXdSupported)=0D global ASM_PFX(gPatchXdSupported)=0D +global ASM_PFX(gPatchMsrIa32MiscEnableSupported)=0D extern ASM_PFX(gSmiHandlerIdtr)=0D =0D extern ASM_PFX(mCetSupported)=0D @@ -153,17 +155,30 @@ ASM_PFX(gPatchSmiCr3): ASM_PFX(gPatchXdSupported):=0D cmp al, 0=0D jz @SkipXd=0D +=0D +; If MSR_IA32_MISC_ENABLE is supported, clear XD Disable bit=0D + mov al, strict byte 1 ; source operand may be patched=0D +ASM_PFX(gPatchMsrIa32MiscEnableSupported):=0D + cmp al, 1=0D + jz MsrIa32MiscEnableSupported=0D +=0D +; MSR_IA32_MISC_ENABLE not supported=0D + xor edx, edx=0D + push edx ; don't try to restore the XD Disa= ble bit just before RSM=0D + jmp EnableNxe=0D +=0D ;=0D ; Check XD disable bit=0D ;=0D +MsrIa32MiscEnableSupported:=0D mov ecx, MSR_IA32_MISC_ENABLE=0D rdmsr=0D push edx ; save MSR_IA32_MISC_ENABLE[63-32]= =0D test edx, BIT2 ; MSR_IA32_MISC_ENABLE[34]=0D - jz .5=0D + jz EnableNxe=0D and dx, 0xFFFB ; clear XD Disable bit if it is set= =0D wrmsr=0D -.5:=0D +EnableNxe:=0D mov ecx, MSR_EFER=0D rdmsr=0D or ax, MSR_EFER_XD ; enable NXE=0D diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm b/UefiCpuPkg/PiSmm= CpuDxeSmm/X64/SmiEntry.nasm index 8bfba55b5d08..0e154e5db949 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm @@ -1,5 +1,6 @@ ;-------------------------------------------------------------------------= ----- ;=0D ; Copyright (c) 2016 - 2019, Intel Corporation. All rights reserved.
=0D +; Copyright (c) 2020, AMD Incorporated. All rights reserved.
=0D ; SPDX-License-Identifier: BSD-2-Clause-Patent=0D ;=0D ; Module Name:=0D @@ -67,6 +68,7 @@ extern ASM_PFX(CpuSmmDebugExit) global ASM_PFX(gPatchSmbase)=0D extern ASM_PFX(mXdSupported)=0D global ASM_PFX(gPatchXdSupported)=0D +global ASM_PFX(gPatchMsrIa32MiscEnableSupported)=0D global ASM_PFX(gPatchSmiStack)=0D global ASM_PFX(gPatchSmiCr3)=0D global ASM_PFX(gPatch5LevelPagingNeeded)=0D @@ -152,18 +154,32 @@ SkipEnable5LevelPaging: ASM_PFX(gPatchXdSupported):=0D cmp al, 0=0D jz @SkipXd=0D +=0D +; If MSR_IA32_MISC_ENABLE is supported, clear XD Disable bit=0D + mov al, strict byte 1 ; source operand may be patched=0D +ASM_PFX(gPatchMsrIa32MiscEnableSupported):=0D + cmp al, 1=0D + jz MsrIa32MiscEnableSupported=0D +=0D +; MSR_IA32_MISC_ENABLE not supported=0D + sub esp, 4=0D + xor rdx, rdx=0D + push rdx ; don't try to restore the XD Disa= ble bit just before RSM=0D + jmp EnableNxe=0D +=0D ;=0D ; Check XD disable bit=0D ;=0D +MsrIa32MiscEnableSupported:=0D mov ecx, MSR_IA32_MISC_ENABLE=0D rdmsr=0D sub esp, 4=0D push rdx ; save MSR_IA32_MISC_ENABLE[63-32]= =0D test edx, BIT2 ; MSR_IA32_MISC_ENABLE[34]=0D - jz .0=0D + jz EnableNxe=0D and dx, 0xFFFB ; clear XD Disable bit if it is set= =0D wrmsr=0D -.0:=0D +EnableNxe:=0D mov ecx, MSR_EFER=0D rdmsr=0D or ax, MSR_EFER_XD ; enable NXE=0D --=20 2.27.0