From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f50.google.com (mail-wr1-f50.google.com [209.85.221.50]) by mx.groups.io with SMTP id smtpd.web11.17441.1602259498565371755 for ; Fri, 09 Oct 2020 09:04:59 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@nuviainc-com.20150623.gappssmtp.com header.s=20150623 header.b=RCuHKo77; spf=pass (domain: nuviainc.com, ip: 209.85.221.50, mailfrom: leif@nuviainc.com) Received: by mail-wr1-f50.google.com with SMTP id n15so10856448wrq.2 for ; Fri, 09 Oct 2020 09:04:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuviainc-com.20150623.gappssmtp.com; s=20150623; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=nxPjBEv/Au9X+nK+YMAZCff3PA2YfF+Ja+VUJBiPKhE=; b=RCuHKo77gzADSGwbjJL8Rdzy9swly9mosdlzGGC8uTF7t0I82jYpvlM5470K+CPKnl f49TDwTVbFk0drPX+vO8yo9SxNWZ8LAEaWBffYssWBBvVJsjCa/8Wk+HUMoWzikNGW+l XM1aX6W75d0xpKqZl5x9kvUOGgDj+u4Rkx3LZ5e6epeizJKmgakw+7qmunsXOhNdeX0B QrJb3KYFClFophlm4sMi5LIlklvjdR5LTq/CQSdGtYk2rK8zx+Ze5Pd5li1tlAswF+yf erOrRxxN5WzI/Z2KiOXuAJTWCCnjXSBQi01dgROdsL7CCXdjwJezgDNuap0R7kYs66U1 2t7A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=nxPjBEv/Au9X+nK+YMAZCff3PA2YfF+Ja+VUJBiPKhE=; b=SCdtLNW+p1YFWRPiUOFPb1c1NL+30OXxHFCqmhWvDE2IEYKzFmXnL5ikFSzaxsZKAU wEzcTQOWYxhLXb5PhQ+FNq4sfeO4AJXbHhpbGWZN34souG9wu8gpjPLOUuvqN8m9pREQ IAEUJVonFG32w+V2AJYj+Wn/xV9vjGpkoqs3hIss9MS5Qkc6UIxN6ImcvVBwCdGqr5jb 92cn3IcJLGHZFCrRFVa4lSGJsQ9VF+lp4kHCraF6IqcCnI8j3h1juQJzPgHh3Bf4XrNL dWSy/AeKg2ASv3nE7LJaMGyLrCb9OZbifvoF21DiDGYfpCvidnERVesJ7VXoiLfJCnQA 7m7A== X-Gm-Message-State: AOAM531sJ5nFe5hSoNzfh9E3W/wg3cYwF4IiE1oHuRpVfeM2i6Ht4XnB HM1PCaKSANRS4Z3O4m3zWTRZQQ== X-Google-Smtp-Source: ABdhPJyOzjvQtxL4zUQAReO39gMZWVjWJqP1dsX3sEa8qgT0LX2rG5eUgw37CXIXkWa+RB0YKxj/Og== X-Received: by 2002:adf:ffca:: with SMTP id x10mr16857099wrs.342.1602259496800; Fri, 09 Oct 2020 09:04:56 -0700 (PDT) Return-Path: Received: from vanye (cpc92302-cmbg19-2-0-cust304.5-4.cable.virginm.net. [82.1.209.49]) by smtp.gmail.com with ESMTPSA id y5sm5300115wrw.52.2020.10.09.09.04.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 09 Oct 2020 09:04:56 -0700 (PDT) Date: Fri, 9 Oct 2020 17:04:49 +0100 From: "Leif Lindholm" To: Meenakshi Aggarwal Cc: ard.biesheuvel@arm.com, michael.d.kinney@intel.com, devel@edk2.groups.io, v.sethi@nxp.com Subject: Re: [edk2-platforms v3 0/6] Enable USB support on LS1046aFrwy board Message-ID: <20201009160449.GF5623@vanye> References: <1602087041-8009-7-git-send-email-meenakshi.aggarwal@oss.nxp.com> <1602256744-12582-1-git-send-email-meenakshi.aggarwal@oss.nxp.com> MIME-Version: 1.0 In-Reply-To: <1602256744-12582-1-git-send-email-meenakshi.aggarwal@oss.nxp.com> User-Agent: Mutt/1.10.1 (2018-07-13) Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Fri, Oct 09, 2020 at 20:49:01 +0530, Meenakshi Aggarwal wrote: > This patch set adds GPIO Library. > Gpio Library is required to set muxing to enable USB controller. > > > Changes in v3: > - Incorporated review comments > > Changes in v2: > - Modified GpioLib as per review comments > - Prepared separate patch for SCFG enablement > - Prepared sepaarte patch for USB errata implementation > > Meenakshi Aggarwal (6): > Silicon/NXP: Add GPIO Library support. > Platform/NXP/LS1046aFrwyPkg: MUX changes for USB > Silicon/NXP: Add SCFG support for Chassis2 > Silicon/NXP: Implement USB Errata Workarounds > Silicon/NXP/LS1046A: Apply USB errata workarounds > LS1046aFrwy: Enable USB support for LS1046AFRWY board. For the series: Reviewed-by: Leif Lindholm Pushed as e3461bfe3d3f..325619f738d7. > Silicon/NXP/NxpQoriqLs.dec | 9 + > Silicon/NXP/LS1046A/LS1046A.dsc.inc | 9 + > Silicon/NXP/NxpQoriqLs.dsc.inc | 2 + > Platform/NXP/LS1046aFrwyPkg/LS1046aFrwyPkg.dsc | 2 + > Platform/NXP/LS1046aFrwyPkg/LS1046aFrwyPkg.fdf | 13 ++ > .../Library/ArmPlatformLib/ArmPlatformLib.inf | 1 + > .../NXP/Chassis2/Library/ChassisLib/ChassisLib.inf | 2 + > Silicon/NXP/LS1046A/Library/SocLib/SocLib.inf | 1 + > Silicon/NXP/Library/GpioLib/GpioLib.inf | 39 ++++ > Silicon/NXP/Chassis2/Include/Chassis.h | 112 +++++++++++ > Silicon/NXP/Chassis2/Library/ChassisLib/Erratum.h | 23 +++ > Silicon/NXP/Include/Library/ChassisLib.h | 62 ++++++ > Silicon/NXP/Include/Library/GpioLib.h | 110 +++++++++++ > Silicon/NXP/LS1046A/Include/Soc.h | 2 + > .../Library/ArmPlatformLib/ArmPlatformLib.c | 21 ++ > .../NXP/Chassis2/Library/ChassisLib/ChassisLib.c | 63 ++++++ > Silicon/NXP/Chassis2/Library/ChassisLib/Erratum.c | 165 ++++++++++++++++ > Silicon/NXP/LS1046A/Library/SocLib/SocLib.c | 65 ++++++ > Silicon/NXP/Library/GpioLib/GpioLib.c | 219 +++++++++++++++++++++ > 19 files changed, 920 insertions(+) > mode change 100644 => 100755 Platform/NXP/LS1046aFrwyPkg/LS1046aFrwyPkg.dsc > mode change 100644 => 100755 Platform/NXP/LS1046aFrwyPkg/LS1046aFrwyPkg.fdf > create mode 100644 Silicon/NXP/Library/GpioLib/GpioLib.inf > create mode 100644 Silicon/NXP/Chassis2/Library/ChassisLib/Erratum.h > create mode 100644 Silicon/NXP/Include/Library/GpioLib.h > create mode 100644 Silicon/NXP/Chassis2/Library/ChassisLib/Erratum.c > create mode 100644 Silicon/NXP/Library/GpioLib/GpioLib.c > > -- > 1.9.1 >