From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-pl1-f170.google.com (mail-pl1-f170.google.com [209.85.214.170]) by mx.groups.io with SMTP id smtpd.web09.83.1609801151080199470 for ; Mon, 04 Jan 2021 14:59:11 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@nuviainc-com.20150623.gappssmtp.com header.s=20150623 header.b=XpeRSIJw; spf=pass (domain: nuviainc.com, ip: 209.85.214.170, mailfrom: rebecca@nuviainc.com) Received: by mail-pl1-f170.google.com with SMTP id j1so15348122pld.3 for ; Mon, 04 Jan 2021 14:59:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuviainc-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=TFN5jT06XFhRUl4jXKeWQKiZg83RVrvWXgOe/CbdQAk=; b=XpeRSIJwmD4GRIK54VqXteO54p7Gj5tG670irzEXBssEkyX0S0J2e5/zTPq1mo2ElF hhbS0+q8X7syEJU4N9SLRQglLa9kiYmfBurt5fVamTPmd1zOicCe4XwFEY54foQSHpnq 0aANN81cIO/M/tOKVZvWDq3cVlSge0YBOylBbWzPiqM0Qzl5bWchqfodgCBotUKbPkM6 RMbzfDWfvzrgvomkqJcAXcccDXFRgSs2aUpSAWuYak/MM1KuTqqgGLxU+7mZHCj2W5s4 qWF1Ggf6JKqNXNkQgsA3s5vK1c6GkGdCTV2U1L8BmisCHoOD91RcN9UM3z0oV5r62Bbs 3/zg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TFN5jT06XFhRUl4jXKeWQKiZg83RVrvWXgOe/CbdQAk=; b=WZhIdXNF0vZpwGseTLtl2VFhEORhU83lmVtxPWZYQ002/evmayOqIOZ825gAyAxCxU sjR3zV04sTdRfvW3XghR+CvqBrFEnnzpy324B1bWsc7g626ou/uAsM7xj2hv0DAqIngN ilfEQ3xodr4I8qD08SnwGX1nBqqFLy3iUw5a3jW9nUVoZwodK/9BHYQ444UqDZVzPy17 IfZbPGiPOd4nmxfHM6pwKjAh+H12i8Brh6pg/GFqtsZ4dPNRCv/g+Q/i4LAgHoslMJMe OrJCZ4e123trJ7FXBQ+RGmxvfF0EUrLKo3UlKdTSMimm/xL+ZbwLeU2k8axIgYwkQd26 sYwA== X-Gm-Message-State: AOAM530VbjUNjNxyUAyAWdUQigOl7qeA1+adTcJF1EN2BO1zAtLCRT4/ ExCDDocdX+kOKpCejCd3CLDdP07D9sDrs22e68OCm0cRjli5BFqB4P3tTF5LsHjd2Xr3PMROVwA c6VttY80MB9Iq9UeCNQnoRrvTKCbposlHJyKtW5XMnKcAYE1C2hig0WqeBINtI/yPjVrjSCLA X-Google-Smtp-Source: ABdhPJwCgmE9OqXyx0AJlR7ZTaXkm1aEP9Q8Tp523Sb7evQ3/RzaEWdeYhiFme2S4v1crvC0P8MEfg== X-Received: by 2002:a17:90a:e507:: with SMTP id t7mr1111161pjy.26.1609801150269; Mon, 04 Jan 2021 14:59:10 -0800 (PST) Return-Path: Received: from cube.nuviainc.com (c-174-52-16-57.hsd1.ut.comcast.net. [174.52.16.57]) by smtp.gmail.com with ESMTPSA id x143sm64185289pgx.66.2021.01.04.14.59.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 04 Jan 2021 14:59:09 -0800 (PST) From: "Rebecca Cran" To: devel@edk2.groups.io Cc: Rebecca Cran , Leif Lindholm , Ard Biesheuvel , "nd @ arm . com . Sami Mujawar" , Liming Gao , Michael D Kinney , Zhiguang Liu Subject: [PATCH v5 19/23] ArmPkg: Add Library/OemMiscLib.h Date: Mon, 4 Jan 2021 15:58:26 -0700 Message-Id: <20210104225830.12606-20-rebecca@nuviainc.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210104225830.12606-1-rebecca@nuviainc.com> References: <20210104225830.12606-1-rebecca@nuviainc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit OemMiscLib.h provides the interface which platforms should implement to interact with the SmbiosMiscDxe and ProcessorSubClassDxe drivers to update SMBIOS tables. Signed-off-by: Rebecca Cran --- ArmPkg/Include/Library/OemMiscLib.h | 159 ++++++++++++++++++++ 1 file changed, 159 insertions(+) diff --git a/ArmPkg/Include/Library/OemMiscLib.h b/ArmPkg/Include/Library/OemMiscLib.h new file mode 100644 index 000000000000..83562a3ece9d --- /dev/null +++ b/ArmPkg/Include/Library/OemMiscLib.h @@ -0,0 +1,159 @@ +/** @file +* +* Copyright (c) 2015, Hisilicon Limited. All rights reserved. +* Copyright (c) 2015, Linaro Limited. All rights reserved. +* +* SPDX-License-Identifier: BSD-2-Clause-Patent +* +**/ + + +#ifndef OEM_MISC_LIB_H_ +#define OEM_MISC_LIB_H_ + +#include +#include + +typedef enum +{ + CpuCacheL1 = 0, + CpuCacheL2, + CpuCacheL3, + CpuCacheL4, + CpuCacheL5, + CpuCacheL6, + CpuCacheL7, + CpuCacheLevelMax +} CPU_CACHE_LEVEL; + +typedef struct +{ + UINT8 Voltage; ///< Processor voltage + UINT16 CurrentSpeed; ///< Current clock speed in MHz + UINT16 MaxSpeed; ///< Maximum clock speed in MHz + UINT16 ExternalClock; ///< External clock speed in MHz + UINT16 CoreCount; ///< Number of cores available + UINT16 CoresEnabled; ///< Number of cores enabled + UINT16 ThreadCount; ///< Number of threads per processor +} MISC_PROCESSOR_DATA; + +typedef enum { + ProductNameType01, + SerialNumType01, + UuidType01, + SystemManufacturerType01, + AssertTagType02, + SerialNumberType02, + BoardManufacturerType02, + AssetTagType03, + SerialNumberType03, + VersionType03, + ChassisTypeType03, + ManufacturerType03, + SmbiosHiiStringFieldMax +} SMBIOS_HII_STRING_FIELD; + +/* + * The following are functions that the each platform needs to + * implement in its OemMiscLib library. + */ + +/** Gets the CPU frequency of the specified processor. + + @param ProcessorIndex Index of the processor to get the frequency for. + + @return CPU frequency in Hz +**/ +EFIAPI +UINTN +OemGetCpuFreq ( + IN UINT8 ProcessorIndex + ); + +/** Gets information about the specified processor and stores it in + the structures provided. + + @param ProcessorIndex Index of the processor to get the information for. + @param ProcessorStatus Processor status. + @param ProcessorCharacteristics Processor characteritics. + @param MiscProcessorData Miscellaneous processor information. + + @return TRUE on success, FALSE on failure. +**/ +EFIAPI +BOOLEAN +OemGetProcessorInformation ( + IN UINTN ProcessorIndex, + IN OUT PROCESSOR_STATUS_DATA *ProcessorStatus, + IN OUT PROCESSOR_CHARACTERISTIC_FLAGS *ProcessorCharacteristics, + IN OUT MISC_PROCESSOR_DATA *MiscProcessorData + ); + +/** Gets information about the cache at the specified cache level. + + @param ProcessorIndex The processor to get information for. + @param CacheLevel The cache level to get information for. + @param InstructionOrUnifiedCache Whether the cache is instruction or + unified, not data. + @param SmbiosCacheTable The SMBIOS Type7 cache information structure. + + @return TRUE on success, FALSE on failure. +**/ +EFIAPI +BOOLEAN +OemGetCacheInformation ( + IN UINT8 ProcessorIndex, + IN UINT8 CacheLevel, + IN BOOLEAN InstructionOrUnifiedCache, + IN OUT SMBIOS_TABLE_TYPE7 *SmbiosCacheTable + ); + +/** Gets the maximum number of sockets supported by the platform. + + @return The maximum number of sockets. +**/ +EFIAPI +UINT8 +OemGetProcessorMaxSockets ( + VOID + ); + +/** Gets the type of chassis for the system. + + @param ChassisType The type of the chassis. + + @retval EFI_SUCCESS The chassis type was fetched successfully. +**/ +EFIAPI +EFI_STATUS +OemGetChassisType ( + OUT UINT8 *ChassisType + ); + +/** Returns whether the specified processor is present or not. + + @param ProcessIndex The processor index to check. + + @return TRUE is the processor is present, FALSE otherwise. +**/ +EFIAPI +BOOLEAN +OemIsSocketPresent ( + IN UINTN ProcessorIndex + ); + +/** Updates the HII string for the specified field. + + @param mHiiHandle The HII handle. + @param TokenToUpdate The string to update. + @param Offset The field to get information about. +**/ +EFIAPI +VOID +UpdateSmbiosInfo ( + IN EFI_HII_HANDLE mHiiHandle, + IN EFI_STRING_ID TokenToUpdate, + IN SMBIOS_HII_STRING_FIELD Offset + ); + +#endif // OEM_MISC_LIB_H_ -- 2.26.2