From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-io1-f50.google.com (mail-io1-f50.google.com [209.85.166.50]) by mx.groups.io with SMTP id smtpd.web09.4099.1610642212776205288 for ; Thu, 14 Jan 2021 08:36:52 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@nuviainc-com.20150623.gappssmtp.com header.s=20150623 header.b=PJylkcPd; spf=pass (domain: nuviainc.com, ip: 209.85.166.50, mailfrom: rebecca@nuviainc.com) Received: by mail-io1-f50.google.com with SMTP id z5so12312139iob.11 for ; Thu, 14 Jan 2021 08:36:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuviainc-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=YLw9xnTRNJwCmswdPC8/GxXCymP7rEyiEIYp8W+qfzI=; b=PJylkcPd83LB4b7fx89Bla4x4Y+QGmjvFhRHaav5tzGwClzb2yL/pbpPPduO1McGmT jQGuTVYRRU13ajQ0Ek1FCCnrTYZmXqaS2sIDngGmtNF0lewX5NIj1729Rl0boYdVpf/7 wOzr842k4lHjaT3enPG4WhSEJWjfTWdMdU3qveG20jjy40XSo8yop6j8MyeDM3kHeGZw TFGyKgwaN3ea9eaQG/BWKTwY5rHUqNhPS1KsdUNWU67sEM5/3tHoRSInx51rc01Meb4w 3LXFqk3NJdM4PGSysWEN8SB4Yjl1fwZm8jJm652BQfAkYi+HGS0l6/y67Kj6gTnmTM9j G/Kw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=YLw9xnTRNJwCmswdPC8/GxXCymP7rEyiEIYp8W+qfzI=; b=N9Voy73Qr4PsG/2xZV5fNrkUqi2fQ+BQRvL/FrWEqKbHKc2Gxwgh8tuenG3cbKcC3r QsXFXp/V/z52w38XCmEnGMmErHSDy5dC7X5X9gh/qv1e15e5ZiZ3UODTRwviq6QtVOP4 26CArhTWbBxptgk0+XY1wN7LdEv5Hs5H8IXRrrDpJs5/h0uz/aI5uEyi6ErUk7m001fi E65yuhMCzML4KCN3OBnUlYganY8shVakzhNi34LiHaywnzyMko21+KClsSDdf0gSyztI cj0g9oM31XJ6+1QlM4ja7RjsqoGWeJio0vzUuKUPjjv4bt+/cA3ILbtPXqhbMZjeuH9x PZ7A== X-Gm-Message-State: AOAM533VjCVgqowQxMWCoKRIIjkrCAoOozsAkvQi7y3K0oIpm43boPkD BAKF3wfMql3f7vMgCJ60+9vA7mw3N2rkZwLOawD5O30EBvz93XSWapK7l3bzgwf7X7opoKiuAPl lmCC4TTO+xLC05AWGiSNXoo3+BZ5Cmm3DigfuGybocOb+E1W4LTBav0Pbt6NvOaYKJ+Sz9Oc4 X-Google-Smtp-Source: ABdhPJxsChYySrX6GNCA40Pc2rzosH7Y62THDQ/sOmDfrgUsONEfW6jwxVUFN2pKuL01kX5+zG8/+A== X-Received: by 2002:a02:bb99:: with SMTP id g25mr7047278jan.11.1610642211282; Thu, 14 Jan 2021 08:36:51 -0800 (PST) Return-Path: Received: from cube.nuviainc.com (c-174-52-16-57.hsd1.ut.comcast.net. [174.52.16.57]) by smtp.gmail.com with ESMTPSA id y5sm3711920ilj.35.2021.01.14.08.36.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Jan 2021 08:36:50 -0800 (PST) From: "Rebecca Cran" To: devel@edk2.groups.io Cc: Rebecca Cran , Leif Lindholm , Ard Biesheuvel , nd@arm.com, Sami Mujawar , Liming Gao , Michael D Kinney , Zhiguang Liu Subject: [PATCH v6 12/22] ArmPkg: Add Library/OemMiscLib.h Date: Thu, 14 Jan 2021 09:36:18 -0700 Message-Id: <20210114163628.31952-13-rebecca@nuviainc.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20210114163628.31952-1-rebecca@nuviainc.com> References: <20210114163628.31952-1-rebecca@nuviainc.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit OemMiscLib.h provides the interface which platforms should implement to interact with the SmbiosMiscDxe and ProcessorSubClassDxe drivers to update SMBIOS tables. Signed-off-by: Rebecca Cran --- ArmPkg/Include/Library/OemMiscLib.h | 166 ++++++++++++++++++++ 1 file changed, 166 insertions(+) diff --git a/ArmPkg/Include/Library/OemMiscLib.h b/ArmPkg/Include/Library/OemMiscLib.h new file mode 100644 index 000000000000..a14eb36a60e3 --- /dev/null +++ b/ArmPkg/Include/Library/OemMiscLib.h @@ -0,0 +1,166 @@ +/** @file +* +* Copyright (c) 2021, NUVIA Inc. All rights reserved. +* Copyright (c) 2015, Hisilicon Limited. All rights reserved. +* Copyright (c) 2015, Linaro Limited. All rights reserved. +* +* SPDX-License-Identifier: BSD-2-Clause-Patent +* +**/ + + +#ifndef OEM_MISC_LIB_H_ +#define OEM_MISC_LIB_H_ + +#include +#include + +typedef enum +{ + CpuCacheL1 = 0, + CpuCacheL2, + CpuCacheL3, + CpuCacheL4, + CpuCacheL5, + CpuCacheL6, + CpuCacheL7, + CpuCacheLevelMax +} OEM_MISC_CPU_CACHE_LEVEL; + +typedef struct +{ + UINT8 Voltage; ///< Processor voltage + UINT16 CurrentSpeed; ///< Current clock speed in MHz + UINT16 MaxSpeed; ///< Maximum clock speed in MHz + UINT16 ExternalClock; ///< External clock speed in MHz + UINT16 CoreCount; ///< Number of cores available + UINT16 CoresEnabled; ///< Number of cores enabled + UINT16 ThreadCount; ///< Number of threads per processor +} OEM_MISC_PROCESSOR_DATA; + +typedef enum +{ + ProductNameType01, + SerialNumType01, + UuidType01, + SystemManufacturerType01, + SkuNumberType01, + FamilyType01, + AssertTagType02, + SerialNumberType02, + BoardManufacturerType02, + SkuNumberType02, + ChassisLocationType02, + AssetTagType03, + SerialNumberType03, + VersionType03, + ChassisTypeType03, + ManufacturerType03, + SkuNumberType03, + SmbiosHiiStringFieldMax +} OEM_MISC_SMBIOS_HII_STRING_FIELD; + +/* + * The following are functions that the each platform needs to + * implement in its OemMiscLib library. + */ + +/** Gets the CPU frequency of the specified processor. + + @param ProcessorIndex Index of the processor to get the frequency for. + + @return CPU frequency in Hz +**/ +EFIAPI +UINTN +OemGetCpuFreq ( + IN UINT8 ProcessorIndex + ); + +/** Gets information about the specified processor and stores it in + the structures provided. + + @param ProcessorIndex Index of the processor to get the information for. + @param ProcessorStatus Processor status. + @param ProcessorCharacteristics Processor characteritics. + @param MiscProcessorData Miscellaneous processor information. + + @return TRUE on success, FALSE on failure. +**/ +EFIAPI +BOOLEAN +OemGetProcessorInformation ( + IN UINTN ProcessorIndex, + IN OUT PROCESSOR_STATUS_DATA *ProcessorStatus, + IN OUT PROCESSOR_CHARACTERISTIC_FLAGS *ProcessorCharacteristics, + IN OUT OEM_MISC_PROCESSOR_DATA *MiscProcessorData + ); + +/** Gets information about the cache at the specified cache level. + + @param ProcessorIndex The processor to get information for. + @param CacheLevel The cache level to get information for. + @param InstructionOrUnifiedCache Whether the cache is instruction or + unified, not data. + @param SmbiosCacheTable The SMBIOS Type7 cache information structure. + + @return TRUE on success, FALSE on failure. +**/ +EFIAPI +BOOLEAN +OemGetCacheInformation ( + IN UINT8 ProcessorIndex, + IN UINT8 CacheLevel, + IN BOOLEAN InstructionOrUnifiedCache, + IN OUT SMBIOS_TABLE_TYPE7 *SmbiosCacheTable + ); + +/** Gets the maximum number of sockets supported by the platform. + + @return The maximum number of sockets. +**/ +EFIAPI +UINT8 +OemGetProcessorMaxSockets ( + VOID + ); + +/** Gets the type of chassis for the system. + + @param ChassisType The type of the chassis. + + @retval EFI_SUCCESS The chassis type was fetched successfully. +**/ +EFIAPI +EFI_STATUS +OemGetChassisType ( + OUT UINT8 *ChassisType + ); + +/** Returns whether the specified processor is present or not. + + @param ProcessIndex The processor index to check. + + @return TRUE is the processor is present, FALSE otherwise. +**/ +EFIAPI +BOOLEAN +OemIsSocketPresent ( + IN UINTN ProcessorIndex + ); + +/** Updates the HII string for the specified field. + + @param mHiiHandle The HII handle. + @param TokenToUpdate The string to update. + @param Offset The field to get information about. +**/ +EFIAPI +VOID +OemUpdateSmbiosInfo ( + IN EFI_HII_HANDLE HiiHandle, + IN EFI_STRING_ID TokenToUpdate, + IN OEM_MISC_SMBIOS_HII_STRING_FIELD Offset + ); + +#endif // OEM_MISC_LIB_H_ -- 2.26.2