From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mail-wr1-f47.google.com (mail-wr1-f47.google.com [209.85.221.47]) by mx.groups.io with SMTP id smtpd.web12.34510.1613999760457356802 for ; Mon, 22 Feb 2021 05:16:00 -0800 Authentication-Results: mx.groups.io; dkim=pass header.i=@nuviainc-com.20150623.gappssmtp.com header.s=20150623 header.b=s1KOWKrv; spf=pass (domain: nuviainc.com, ip: 209.85.221.47, mailfrom: leif@nuviainc.com) Received: by mail-wr1-f47.google.com with SMTP id v14so19025853wro.7 for ; Mon, 22 Feb 2021 05:16:00 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nuviainc-com.20150623.gappssmtp.com; s=20150623; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=pkPUrzem5vEAp4ptqzkdF3fghVIjxQB2amFiqvqfqoc=; b=s1KOWKrv6SVwcQ+VhxCElKdrQAxMd3DxgRIar+oHIX5+IaCz+kqsGHkuDnpspCPuSW 9YPxyMpz6M+GMNpfRO5+1gMJ6GYoSitl/+lFJ62N57qmPBFN3xj8DpjHOtniI+E3l/q+ oNkVle3Fl4dnRpLTaHwh8dyei1hXEJ7IcgPAAH5+kPQbIm9gWVpqoDxeasX9TD5O1KD7 xv93SMMTU3H4s0mDDw1fERBMQH7hKxLHjiFQsDXlwdYPeGZ8oBrU8WsGbRqDk4hBFUo3 jdoSFqlmmyq2jZJsyRgXfQW7IGDC/Ax+8n9CzHy4UKWgEUMME7CrOIQg0GxHRgnywbyd Tbyw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=pkPUrzem5vEAp4ptqzkdF3fghVIjxQB2amFiqvqfqoc=; b=jQCuQ2S7ezvTt9DJruJMwG3mLMkh08eAFjqpE9Ocg3GyeIB6zJFtoJXWvjPRyJq//P CczGqRDFV8pzS7uYNjfGgcxu9t98n1ikGsa8sJAcNmKzmrotd1U8+3o6ikM2yv4RzHRR rv0nJ24SJj6D+FPptRt0bgyw/rucv2RHF9cZioqLGBCS/Mgrhb0EDi6/svLf5/agaE5Q bBfG/MRP2XGPSVA1wRHbDLukrmNsZ1HesSsM/7xT64lJkXqG1j7EVW1kvDeT9gNYAe8L vzgM8RKqFnbGPhw1rxHCJSWaePHgacHsciVjIB+a/eAksS05cbMdbPriqWcc4iDTC8hS ZtTQ== X-Gm-Message-State: AOAM531LbKPAuLDVA0QzlrZbKz8lTHDZnQ+8jIEgiE1CMPO6gXNSoJOU ZD7pIbfjHA2z++JiB3eFwGiylg== X-Google-Smtp-Source: ABdhPJy06wcKK4SfoGZ2Ni7lqX0InpBSxJ2v6MwowrRm7iJ1JmBlR+DKsLMJtRSLAjrvJSgPGfqQJA== X-Received: by 2002:a5d:67c2:: with SMTP id n2mr21799790wrw.298.1613999758913; Mon, 22 Feb 2021 05:15:58 -0800 (PST) Return-Path: Received: from vanye (cpc1-cmbg19-2-0-cust915.5-4.cable.virginm.net. [82.27.183.148]) by smtp.gmail.com with ESMTPSA id n10sm2114779wrt.83.2021.02.22.05.15.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 22 Feb 2021 05:15:58 -0800 (PST) Date: Mon, 22 Feb 2021 13:15:56 +0000 From: "Leif Lindholm" To: Rebecca Cran Cc: devel@edk2.groups.io, Ard Biesheuvel , Graeme Gregory , Radoslaw Biernacki Subject: Re: [edk2-platforms PATCH v3 3/3] Platform/Qemu/SbsaQemu: Add SMBIOS tables Message-ID: <20210222131556.GV1664@vanye> References: <20210219035741.1467-1-rebecca@nuviainc.com> <20210219035741.1467-4-rebecca@nuviainc.com> MIME-Version: 1.0 In-Reply-To: <20210219035741.1467-4-rebecca@nuviainc.com> User-Agent: Mutt/1.10.1 (2018-07-13) Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Thu, Feb 18, 2021 at 20:57:41 -0700, Rebecca Cran wrote: > o Add SMBIOS 3.4.0 tables using ArmPkg/Universal/Smbios. > o Bump the PcdSmbiosVersion PCD from 0x300 to 0x304 to indicate support > for SMBIOS 3.4.0, as is required by SBBR. > o Add an implementation of OemMiscLib that provides the system > information. The serial numbers, asset tags etc. are currently all > fixed strings, to allow fwts to pass without errors. > o Add SMBIOS PCDs to identify the platform. The processor serial > number, asset tag and part number are populated because otherwise > fwts reports errors. > > Signed-off-by: Rebecca Cran Reviewed-by: Leif Lindholm > --- > Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.c | 242 ++++++++++++++++++++ > Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.inf | 53 +++++ > Platform/Qemu/SbsaQemu/SbsaQemu.dsc | 48 +++- > Platform/Qemu/SbsaQemu/SbsaQemu.fdf | 7 + > Silicon/Qemu/SbsaQemu/SbsaQemu.dec | 18 ++ > 5 files changed, 367 insertions(+), 1 deletion(-) > > diff --git a/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.c b/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.c > new file mode 100644 > index 000000000000..2244e04d0e43 > --- /dev/null > +++ b/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.c > @@ -0,0 +1,242 @@ > +/** @file > +* OemMiscLib.c > +* > +* Copyright (c) 2021, NUVIA Inc. All rights reserved. > +* Copyright (c) 2020, Linaro Ltd. All rights reserved. > +* > +* SPDX-License-Identifier: BSD-2-Clause-Patent > +* > +**/ > + > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +/** Returns whether the specified processor is present or not. > + > + @param ProcessorIndex The processor index to check. > + > + @return TRUE if the processor is present, FALSE otherwise. > +**/ > +BOOLEAN > +EFIAPI > +OemIsProcessorPresent ( > + UINTN ProcessorIndex > + ) > +{ > + if (ProcessorIndex < CountCpusFromFdt ()) { > + return TRUE; > + } > + > + return FALSE; > +} > + > +/** Gets the CPU frequency of the specified processor. > + > + @param ProcessorIndex Index of the processor to get the frequency for. > + > + @return CPU frequency in Hz > +**/ > +UINTN > +EFIAPI > +OemGetCpuFreq ( > + UINT8 ProcessorIndex > + ) > +{ > + return 2000000000; // 2 GHz > +} > + > +/** Gets information about the specified processor and stores it in > + the structures provided. > + > + @param ProcessorIndex Index of the processor to get the information for. > + @param ProcessorStatus Processor status. > + @param ProcessorCharacteristics Processor characteritics. > + @param MiscProcessorData Miscellaneous processor information. > + > + @return TRUE on success, FALSE on failure. > +**/ > +BOOLEAN > +EFIAPI > +OemGetProcessorInformation ( > + IN UINTN ProcessorIndex, > + IN OUT PROCESSOR_STATUS_DATA *ProcessorStatus, > + IN OUT PROCESSOR_CHARACTERISTIC_FLAGS *ProcessorCharacteristics, > + IN OUT OEM_MISC_PROCESSOR_DATA *MiscProcessorData > + ) > +{ > + UINT16 ProcessorCount; > + > + ProcessorCount = CountCpusFromFdt (); > + > + if (ProcessorIndex < ProcessorCount) { > + ProcessorStatus->Bits.CpuStatus = 1; // CPU enabled > + ProcessorStatus->Bits.Reserved1 = 0; > + ProcessorStatus->Bits.SocketPopulated = 1; > + ProcessorStatus->Bits.Reserved2 = 0; > + } else { > + ProcessorStatus->Bits.CpuStatus = 0; // CPU disabled > + ProcessorStatus->Bits.Reserved1 = 0; > + ProcessorStatus->Bits.SocketPopulated = 0; > + ProcessorStatus->Bits.Reserved2 = 0; > + } > + > + ProcessorCharacteristics->ProcessorReserved1 = 0; > + ProcessorCharacteristics->ProcessorUnknown = 0; > + ProcessorCharacteristics->Processor64BitCapable = 1; > + ProcessorCharacteristics->ProcessorMultiCore = 0; > + ProcessorCharacteristics->ProcessorHardwareThread = 0; > + ProcessorCharacteristics->ProcessorExecuteProtection = 1; > + ProcessorCharacteristics->ProcessorEnhancedVirtualization = 0; > + ProcessorCharacteristics->ProcessorPowerPerformanceCtrl = 0; > + ProcessorCharacteristics->Processor128BitCapable = 0; > + ProcessorCharacteristics->ProcessorArm64SocId = 1; > + ProcessorCharacteristics->ProcessorReserved2 = 0; > + > + MiscProcessorData->CurrentSpeed = 2000; > + MiscProcessorData->MaxSpeed = 2000; > + MiscProcessorData->CoreCount = 1; > + MiscProcessorData->CoresEnabled = 1; > + MiscProcessorData->ThreadCount = 1; > + > + return TRUE; > +} > + > +/** Gets the maximum number of processors supported by the platform. > + > + @return The maximum number of processors. > +**/ > +UINT8 > +EFIAPI > +OemGetMaxProcessors ( > + VOID > + ) > +{ > + return CountCpusFromFdt (); > +} > + > +/** Gets information about the cache at the specified cache level. > + > + @param ProcessorIndex The processor to get information for. > + @param CacheLevel The cache level to get information for. > + @param DataCache Whether the cache is a data cache. > + @param UnifiedCache Whether the cache is a unified cache. > + @param SmbiosCacheTable The SMBIOS Type7 cache information structure. > + > + @return TRUE on success, FALSE on failure. > +**/ > +BOOLEAN > +EFIAPI > +OemGetCacheInformation ( > + IN UINT8 ProcessorIndex, > + IN UINT8 CacheLevel, > + IN BOOLEAN DataCache, > + IN BOOLEAN UnifiedCache, > + IN OUT SMBIOS_TABLE_TYPE7 *SmbiosCacheTable > + ) > +{ > + SmbiosCacheTable->CacheConfiguration = CacheLevel - 1; > + > + if (CacheLevel == 1 && !DataCache && !UnifiedCache) { > + // Unknown operational mode > + SmbiosCacheTable->CacheConfiguration |= (3 << 8); > + } else { > + // Write back operational mode > + SmbiosCacheTable->CacheConfiguration |= (1 << 8); > + } > + > + return TRUE; > +} > + > +/** Gets the type of chassis for the system. > + > + @retval The type of the chassis. > +**/ > +MISC_CHASSIS_TYPE > +EFIAPI > +OemGetChassisType ( > + VOID > + ) > +{ > + return MiscChassisTypeMainServerChassis; > +} > + > +/** Updates the HII string for the specified field. > + > + @param mHiiHandle The HII handle. > + @param TokenToUpdate The string to update. > + @param Field The field to get information about. > +**/ > +VOID > +EFIAPI > +OemUpdateSmbiosInfo ( > + IN EFI_HII_HANDLE mHiiHandle, > + IN EFI_STRING_ID TokenToUpdate, > + IN OEM_MISC_SMBIOS_HII_STRING_FIELD Field > + ) > +{ > + CHAR16 *String; > + > + // These values are fixed for now, but should be configurable via > + // something like an emulated SCP. > + switch (Field) { > + case SystemManufacturerType01: > + String = (CHAR16*)PcdGetPtr (PcdSystemManufacturer); > + break; > + case SerialNumType01: > + String = (CHAR16*)PcdGetPtr (PcdSystemSerialNumber); > + break; > + case SkuNumberType01: > + String = (CHAR16*)PcdGetPtr (PcdSystemSKU); > + break; > + case FamilyType01: > + String = (CHAR16*)PcdGetPtr (PcdSystemFamily); > + break; > + case AssertTagType02: > + String = (CHAR16*)PcdGetPtr (PcdBaseBoardAssetTag); > + break; > + case SerialNumberType02: > + String = (CHAR16*)PcdGetPtr (PcdBaseBoardSerialNumber); > + break; > + case BoardManufacturerType02: > + String = (CHAR16*)PcdGetPtr (PcdBaseBoardManufacturer); > + break; > + case SkuNumberType02: > + String = (CHAR16*)PcdGetPtr (PcdBaseBoardSKU); > + break; > + case ChassisLocationType02: > + String = (CHAR16*)PcdGetPtr (PcdBaseBoardLocation); > + break; > + case SerialNumberType03: > + String = (CHAR16*)PcdGetPtr (PcdChassisSerialNumber); > + break; > + case VersionType03: > + String = (CHAR16*)PcdGetPtr (PcdChassisVersion); > + break; > + case ManufacturerType03: > + String = (CHAR16*)PcdGetPtr (PcdChassisManufacturer); > + break; > + case AssetTagType03: > + String = (CHAR16*)PcdGetPtr (PcdChassisAssetTag); > + break; > + case SkuNumberType03: > + String = (CHAR16*)PcdGetPtr (PcdChassisSKU); > + break; > + default: > + String = NULL; > + break; > + } > + > + if (String != NULL) { > + HiiSetString (mHiiHandle, TokenToUpdate, String, NULL); > + } > +} > + > diff --git a/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.inf b/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.inf > new file mode 100644 > index 000000000000..04a07a55cee9 > --- /dev/null > +++ b/Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.inf > @@ -0,0 +1,53 @@ > +#/** @file > +# OemMiscLib.inf > +# > +# Copyright (c) 2021, NUVIA Inc. All rights reserved. > +# Copyright (c) 2018, Hisilicon Limited. All rights reserved. > +# Copyright (c) 2018, Linaro Limited. All rights reserved. > +# > +# SPDX-License-Identifier: BSD-2-Clause-Patent > +# > +#**/ > + > +[Defines] > + INF_VERSION = 1.29 > + BASE_NAME = OemMiscLib > + FILE_GUID = 958caf90-9e55-4e2a-86e0-71da21485e2c > + MODULE_TYPE = BASE > + VERSION_STRING = 1.0 > + LIBRARY_CLASS = OemMiscLib > + > +[Sources.common] > + OemMiscLib.c > + > +[Packages] > + ArmPkg/ArmPkg.dec > + EmbeddedPkg/EmbeddedPkg.dec > + MdeModulePkg/MdeModulePkg.dec > + MdePkg/MdePkg.dec > + Silicon/Qemu/SbsaQemu/SbsaQemu.dec > + > +[LibraryClasses] > + BaseMemoryLib > + FdtLib > + FdtHelperLib > + IoLib > + PcdLib > + > +[Pcd] > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdDeviceTreeBaseAddress > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemManufacturer > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSerialNumber > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSKU > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemFamily > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardAssetTag > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSerialNumber > + gArmTokenSpaceGuid.PcdBaseBoardManufacturer > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSKU > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardLocation > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSerialNumber > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisVersion > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisManufacturer > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisAssetTag > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSKU > diff --git a/Platform/Qemu/SbsaQemu/SbsaQemu.dsc b/Platform/Qemu/SbsaQemu/SbsaQemu.dsc > index 8faad3eda217..c1f8a4696560 100644 > --- a/Platform/Qemu/SbsaQemu/SbsaQemu.dsc > +++ b/Platform/Qemu/SbsaQemu/SbsaQemu.dsc > @@ -1,4 +1,5 @@ > # > +# Copyright (c) 2021, NUVIA Inc. All rights reserved. > # Copyright (c) 2019, Linaro Limited. All rights reserved. > # > # SPDX-License-Identifier: BSD-2-Clause-Patent > @@ -122,6 +123,7 @@ DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE > PL011UartLib|ArmPlatformPkg/Library/PL011UartLib/PL011UartLib.inf > > FdtHelperLib|Silicon/Qemu/SbsaQemu/Library/FdtHelperLib/FdtHelperLib.inf > + OemMiscLib|Platform/Qemu/SbsaQemu/OemMiscLib/OemMiscLib.inf > > # Debug Support > PeCoffExtraActionLib|ArmPkg/Library/DebugPeCoffExtraActionLib/DebugPeCoffExtraActionLib.inf > @@ -486,6 +488,23 @@ DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE > # enumeration to complete before installing ACPI tables. > gEfiMdeModulePkgTokenSpaceGuid.PcdPciDisableBusEnumeration|FALSE > > + gArmTokenSpaceGuid.PcdSystemProductName|L"QEMU SBSA-REF Machine" > + gArmTokenSpaceGuid.PcdSystemVersion|L"1.0" > + gArmTokenSpaceGuid.PcdBaseBoardManufacturer|L"QEMU" > + gArmTokenSpaceGuid.PcdBaseBoardProductName|L"SBSA-REF" > + gArmTokenSpaceGuid.PcdBaseBoardVersion|L"1.0" > + > + # These values are fixed for now, but should be configurable via > + # something like an emulated SCP. > + gArmTokenSpaceGuid.PcdProcessorManufacturer|L"QEMU" > + gArmTokenSpaceGuid.PcdProcessorVersion|L"arm-virt" > + gArmTokenSpaceGuid.PcdProcessorSerialNumber|L"SN0000" > + gArmTokenSpaceGuid.PcdProcessorAssetTag|L"AT0000" > + gArmTokenSpaceGuid.PcdProcessorPartNumber|L"PN0000" > + > + gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVendor|L"EFI Development Kit II / SbsaQemu" > + gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareVersionString|L"1.0" > + > [PcdsDynamicDefault.common] > gEfiMdePkgTokenSpaceGuid.PcdPlatformBootTimeOut|3 > > @@ -510,9 +529,28 @@ DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE > # > # SMBIOS entry point version > # > - gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosVersion|0x0300 > + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosVersion|0x0304 > gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosDocRev|0x0 > > + gArmTokenSpaceGuid.PcdSystemBiosRelease|0x0100 > + gArmTokenSpaceGuid.PcdEmbeddedControllerFirmwareRelease|0x0100 > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemManufacturer|L"QEMU" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSerialNumber|L"SN0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSKU|L"SK0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemFamily|L"ArmVirt" > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardAssetTag|L"AT0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSerialNumber|L"SN0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSKU|L"SK000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardLocation|L"Internal" > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSerialNumber|L"SN0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisVersion|L"1.0" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisManufacturer|L"QEMU" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisAssetTag|L"AT0000" > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSKU|L"SK0000" > + > ################################################################################ > # > # Components Section - list of all EDK II Modules needed by this Platform > @@ -670,6 +708,14 @@ DEFINE NETWORK_HTTP_BOOT_ENABLE = FALSE > MdeModulePkg/Bus/Scsi/ScsiBusDxe/ScsiBusDxe.inf > MdeModulePkg/Bus/Scsi/ScsiDiskDxe/ScsiDiskDxe.inf > > + # > + # SMBIOS support > + # > + ArmPkg/Universal/Smbios/ProcessorSubClassDxe/ProcessorSubClassDxe.inf > + ArmPkg/Universal/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf > + EmbeddedPkg/Library/FdtLib/FdtLib.inf > + MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf > + > # > # PCI support > # > diff --git a/Platform/Qemu/SbsaQemu/SbsaQemu.fdf b/Platform/Qemu/SbsaQemu/SbsaQemu.fdf > index 3bcf0bf0040a..c35e3ed44054 100644 > --- a/Platform/Qemu/SbsaQemu/SbsaQemu.fdf > +++ b/Platform/Qemu/SbsaQemu/SbsaQemu.fdf > @@ -236,6 +236,13 @@ READ_LOCK_STATUS = TRUE > INF RuleOverride = ACPITABLE Silicon/Qemu/SbsaQemu/AcpiTables/AcpiTables.inf > INF MdeModulePkg/Universal/Acpi/BootGraphicsResourceTableDxe/BootGraphicsResourceTableDxe.inf > > + # > + # SMBIOS support > + # > + INF ArmPkg/Universal/Smbios/ProcessorSubClassDxe/ProcessorSubClassDxe.inf > + INF ArmPkg/Universal/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf > + INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf > + > # > # PCI support > # > diff --git a/Silicon/Qemu/SbsaQemu/SbsaQemu.dec b/Silicon/Qemu/SbsaQemu/SbsaQemu.dec > index 476dc82f98f3..3abc9b64e49e 100644 > --- a/Silicon/Qemu/SbsaQemu/SbsaQemu.dec > +++ b/Silicon/Qemu/SbsaQemu/SbsaQemu.dec > @@ -50,3 +50,21 @@ > [PcdsDynamic.common] > gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdCoreCount|0x1|UINT32|0x00000100 > gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdClusterCount|0x1|UINT32|0x00000101 > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemManufacturer|L""|VOID*|0x00000110 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSerialNumber|L""|VOID*|0x00000111 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemSKU|L""|VOID*|0x00000112 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdSystemFamily|L""|VOID*|0x00000113 > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardAssetTag|L""|VOID*|0x00000114 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSerialNumber|L""|VOID*|0x00000115 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardManufacturer|L""|VOID*|0x00000116 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardSKU|L""|VOID*|0x00000117 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdBaseBoardLocation|L""|VOID*|0x00000118 > + > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSerialNumber|L""|VOID*|0x00000119 > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisVersion|L""|VOID*|0x0000011A > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisManufacturer|L""|VOID*|0x0000011B > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisAssetTag|L""|VOID*|0x0000011C > + gArmVirtSbsaQemuPlatformTokenSpaceGuid.PcdChassisSKU|L""|VOID*|0x0000011D > + > -- > 2.26.2 >