From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from us-smtp-delivery-124.mimecast.com (us-smtp-delivery-124.mimecast.com [216.205.24.124]) by mx.groups.io with SMTP id smtpd.web10.6578.1634200300362962578 for ; Thu, 14 Oct 2021 01:31:40 -0700 Authentication-Results: mx.groups.io; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=H4y9C1nI; spf=pass (domain: redhat.com, ip: 216.205.24.124, mailfrom: kraxel@redhat.com) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1634200299; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=3gT+8xHcIpdhI0TG+7armFvCCCDNBw7fG7RZCeDHYA8=; b=H4y9C1nI/zWE2VLhjMElWVAz2nU0thrCoT8LprO2b0S1FvbwTMV1ZvVYor5QcH1vW/47qc iR3XFcXrHdVq6zpsrzXRFEPk/SRAQ6EQn6EntsHIuzf5HCAtd6AXSQunsHuskP2QzrLaD6 DnqvWxc8bxBo38dN6N77gskHjHxckNk= Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-125-plHEzAf-OdSHZEA3xEe1EQ-1; Thu, 14 Oct 2021 04:31:34 -0400 X-MC-Unique: plHEzAf-OdSHZEA3xEe1EQ-1 Received: from smtp.corp.redhat.com (int-mx08.intmail.prod.int.phx2.redhat.com [10.5.11.23]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx01.redhat.com (Postfix) with ESMTPS id 8491B801ADA; Thu, 14 Oct 2021 08:31:32 +0000 (UTC) Received: from sirius.home.kraxel.org (unknown [10.39.192.23]) by smtp.corp.redhat.com (Postfix) with ESMTPS id 229DC19729; Thu, 14 Oct 2021 08:31:32 +0000 (UTC) Received: by sirius.home.kraxel.org (Postfix, from userid 1000) id A231618007AC; Thu, 14 Oct 2021 10:31:30 +0200 (CEST) Date: Thu, 14 Oct 2021 10:31:30 +0200 From: "Gerd Hoffmann" To: Brijesh Singh Cc: devel@edk2.groups.io, James Bottomley , Min Xu , Jiewen Yao , Tom Lendacky , Jordan Justen , Ard Biesheuvel , Erdem Aktas , Michael Roth Subject: Re: [PATCH v9 17/32] OvmfPkg/MemEncryptSevLib: add support to validate > 4GB memory in PEI phase Message-ID: <20211014083130.4h4iwupcwonclglv@sirius.home.kraxel.org> References: <20211013165713.727815-1-brijesh.singh@amd.com> <20211013165713.727815-18-brijesh.singh@amd.com> MIME-Version: 1.0 In-Reply-To: <20211013165713.727815-18-brijesh.singh@amd.com> X-Scanned-By: MIMEDefang 2.84 on 10.5.11.23 Authentication-Results: relay.mimecast.com; auth=pass smtp.auth=CUSA124A263 smtp.mailfrom=kraxel@redhat.com X-Mimecast-Spam-Score: 0 X-Mimecast-Originator: redhat.com Content-Type: text/plain; charset=us-ascii Content-Disposition: inline On Wed, Oct 13, 2021 at 11:56:58AM -0500, Brijesh Singh wrote: > BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3275 > > The initial page built during the SEC phase is used by the > MemEncryptSevSnpValidateSystemRam() for the system RAM validation. The > page validation process requires using the PVALIDATE instruction; the > instruction accepts a virtual address of the memory region that needs > to be validated. If hardware encounters a page table walk failure (due > to page-not-present) then it raises #GP. > > The initial page table built in SEC phase address up to 4GB. Add an > internal function to extend the page table to cover > 4GB. The function > builds 1GB entries in the page table for access > 4GB. This will provide > the support to call PVALIDATE instruction for the virtual address > > 4GB in PEI phase. I think I asked this before: This is likewise temporary until the memory core can track page state and ovmf can handle lazy acceptance/validation of memory > 4G in DXE phase, correct? Can you add a comment for that? The code looks good. take care, Gerd