public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Khasim Mohammed" <khasim.mohammed@arm.com>
To: devel@edk2.groups.io
Cc: nd@arm.com, Khasim Syed Mohammed <khasim.mohammed@arm.com>
Subject: [PATCH v3 0/3] Enable CCIX port as PCIe root host on N1SDP
Date: Mon,  6 Dec 2021 15:51:58 +0530	[thread overview]
Message-ID: <20211206102201.27388-1-khasim.mohammed@arm.com> (raw)

The patch series enables CCIX port as PCIe root on N1SDP.

V3:
- The conditional logic in GetPciExpressAddress is made simple.
- Removed few more PCD entries that were unused.
- Removed hardcoded entries.

V2:
- Removed few PCDs entries that were not used.
- Migrated to latest version edk2-platform and validated the patches.

V1:
-  The PciExpressLib is updated to validate the PCIe addresses
  and introducing corresponding PCD entries.
- A custom PCI Segment library is adapted from SynQuacerPciSegmentLib
  and ported for N1Sdp.
- The root complex node info in PciHostBridge library is updated to
  include the CCIX port information.

The changes can be seen at:
https://github.com/khasim/edk2-platforms-n1sdp/tree/n1sdp-ccix-root



Khasim Syed Mohammed (3):
  Silicon/ARM/NeoverseN1Soc: Update PciExpressLib to enable CCIX port
  Silicon/ARM/NeoverseN1Soc: Port PCI Segment Library
  Silicon/ARM/NeoverseN1Soc: Add CCIX root complex support

 .../ConfigurationManager.c                    |    6 +-
 .../ConfigurationManagerDxe.inf               |    4 +-
 Platform/ARM/N1Sdp/N1SdpPlatform.dec          |   10 +-
 Platform/ARM/N1Sdp/N1SdpPlatform.dsc          |    3 +-
 .../PciExpressLib.c                           |  131 +-
 .../PciExpressLib.inf                         |    7 +-
 .../PciHostBridgeLib/PciHostBridgeLib.c       |   71 +-
 .../PciHostBridgeLib/PciHostBridgeLib.inf     |   11 +-
 .../Library/PciSegmentLib/PciSegmentLib.c     | 1425 +++++++++++++++++
 .../Library/PciSegmentLib/PciSegmentLib.inf   |   35 +
 .../Library/PlatformLib/PlatformLib.inf       |    1 +
 .../Library/PlatformLib/PlatformLibMem.c      |    4 +-
 Silicon/ARM/NeoverseN1Soc/NeoverseN1Soc.dec   |   10 +-
 13 files changed, 1649 insertions(+), 69 deletions(-)
 create mode 100644 Silicon/ARM/NeoverseN1Soc/Library/PciSegmentLib/PciSegmentLib.c
 create mode 100644 Silicon/ARM/NeoverseN1Soc/Library/PciSegmentLib/PciSegmentLib.inf

-- 
2.17.1


             reply	other threads:[~2021-12-06 10:22 UTC|newest]

Thread overview: 4+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-12-06 10:21 Khasim Mohammed [this message]
2021-12-06 10:21 ` [PATCH v3 1/3] Silicon/ARM/NeoverseN1Soc: Update PciExpressLib to enable CCIX port Khasim Mohammed
2021-12-06 10:22 ` [PATCH v3 2/3] Silicon/ARM/NeoverseN1Soc: Port PCI Segment Library Khasim Mohammed
2021-12-06 10:22 ` [PATCH v3 3/3] Silicon/ARM/NeoverseN1Soc: Add CCIX root complex support Khasim Mohammed

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20211206102201.27388-1-khasim.mohammed@arm.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox