From: "Andrei Warkentin" <andrei.warkentin@intel.com>
To: devel@edk2.groups.io
Cc: Andrei Warkentin <andrei.warkentin@intel.com>
Subject: [PATCH 0/7] Assorted fixes to core RISC-V and RiscVVirt
Date: Thu, 23 Feb 2023 17:54:47 -0600 [thread overview]
Message-ID: <20230223235454.23556-1-andrei.warkentin@intel.com> (raw)
Dear all,
Please find the following patches for your reviewing
pleasure. Sunil suggested I put these into a single patch
set, instead of sending out these separately.
This patch set is also available at https://github.com/andreiw/edk2-rv-wip
Andrei Warkentin (7):
OvmfPkg: RiscVVirt: add SATA support
MdePkg: BasePeCoffLib: Allow AArch64 and x64 images in
ImageFormatSupported
MdePkg: BaseLib: don't log in RISCV InternalSwitchStack
MdePkg: BaseCpuLib: Fix RISCV CpuSleep symbol name.
MdeModulePkg: Dxe: add RISCV64 to mMachineTypeInfo
UefiCpuPkg: CpuTimerDxeRiscV64: fix tick duration accounting
UefiCpuPkg: BaseRiscV64CpuExceptionHandlerLib: clean up exception
handling
OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc | 7 +
OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf | 7 +
MdePkg/Include/Protocol/DebugSupport.h | 32 ++-
.../CpuExceptionHandlerLib.h | 11 +-
MdeModulePkg/Core/Dxe/Image/Image.c | 3 +-
.../BaseLib/RiscV64/InternalSwitchStack.c | 8 -
.../BasePeCoffLib/RiscV/PeCoffLoaderEx.c | 9 +-
UefiCpuPkg/CpuTimerDxeRiscV64/Timer.c | 39 +--
.../CpuExceptionHandlerLib.c | 232 ++++++++++++++++--
MdePkg/Library/BaseCpuLib/RiscV/Cpu.S | 4 +-
.../SupervisorTrapHandler.S | 17 +-
11 files changed, 299 insertions(+), 70 deletions(-)
--
2.25.1
next reply other threads:[~2023-02-23 23:55 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-02-23 23:54 Andrei Warkentin [this message]
2023-02-23 23:54 ` [PATCH 1/7] OvmfPkg: RiscVVirt: add SATA support Andrei Warkentin
2023-02-24 10:00 ` [edk2-devel] " Sunil V L
2023-02-23 23:54 ` [PATCH 2/7] MdePkg: BasePeCoffLib: Allow AArch64 and x64 images in ImageFormatSupported Andrei Warkentin
2023-02-24 10:02 ` Sunil V L
2023-02-23 23:54 ` [PATCH 3/7] MdePkg: BaseLib: don't log in RISCV InternalSwitchStack Andrei Warkentin
2023-02-23 23:54 ` [PATCH 4/7] MdePkg: BaseCpuLib: Fix RISCV CpuSleep symbol name Andrei Warkentin
2023-02-23 23:54 ` [PATCH 5/7] MdeModulePkg: Dxe: add RISCV64 to mMachineTypeInfo Andrei Warkentin
2023-02-23 23:54 ` [PATCH 6/7] [PATCH v2] UefiCpuPkg: CpuTimerDxeRiscV64: fix tick duration accounting Andrei Warkentin
2023-02-24 10:45 ` Sunil V L
2023-02-23 23:54 ` [PATCH 7/7] [PATCH v2] UefiCpuPkg: BaseRiscV64CpuExceptionHandlerLib: clean up exception handling Andrei Warkentin
2023-02-24 10:44 ` Sunil V L
2023-03-02 4:59 ` [edk2-devel] " Tuan Phan
[not found] ` <17488173C4DD581F.9697@groups.io>
2023-03-02 5:17 ` Tuan Phan
2023-03-02 5:26 ` Andrei Warkentin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230223235454.23556-1-andrei.warkentin@intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox