From: "Andrei Warkentin" <andrei.warkentin@intel.com>
To: devel@edk2.groups.io
Cc: Andrei Warkentin <andrei.warkentin@intel.com>
Subject: [edk2 0/7] v3 Assorted fixes to core RISC-V and RiscVVirt
Date: Mon, 6 Mar 2023 15:26:08 -0600 [thread overview]
Message-ID: <20230306212615.7400-1-andrei.warkentin@intel.com> (raw)
Dear all,
Please find the following patches for your reviewing pleasure. Sunil
suggested I put these into a single patch set, instead of sending
out these separately.
This patch set is also available at https://github.com/andreiw/edk2-rv-wip/tree/patchset-1
Andrei Warkentin (7):
OvmfPkg: RiscVVirt: add SATA support
MdePkg: BasePeCoffLib: Allow AArch64 and x64 images in
ImageFormatSupported
MdePkg: BaseLib: don't log in RISCV InternalSwitchStack
MdePkg: BaseCpuLib: Fix RISCV CpuSleep symbol name.
MdeModulePkg: Dxe: add RISCV64 to mMachineTypeInfo
UefiCpuPkg: CpuTimerDxeRiscV64: fix tick duration accounting
UefiCpuPkg: BaseRiscV64CpuExceptionHandlerLib: clean up exception
handling
OvmfPkg/RiscVVirt/RiscVVirtQemu.dsc | 7 +
OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf | 7 +
MdePkg/Include/Protocol/DebugSupport.h | 32 ++-
UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandlerLib.h | 11 +-
MdeModulePkg/Core/Dxe/Image/Image.c | 3 +-
MdePkg/Library/BaseLib/RiscV64/InternalSwitchStack.c | 8 -
MdePkg/Library/BasePeCoffLib/RiscV/PeCoffLoaderEx.c | 9 +-
UefiCpuPkg/CpuTimerDxeRiscV64/Timer.c | 39 ++--
UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/CpuExceptionHandlerLib.c | 235 ++++++++++++++++++--
MdePkg/Library/BaseCpuLib/RiscV/Cpu.S | 4 +-
UefiCpuPkg/Library/BaseRiscV64CpuExceptionHandlerLib/SupervisorTrapHandler.S | 17 +-
11 files changed, 302 insertions(+), 70 deletions(-)
--
2.25.1
next reply other threads:[~2023-03-06 21:26 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-03-06 21:26 Andrei Warkentin [this message]
2023-03-06 21:26 ` [edk2 1/7] OvmfPkg: RiscVVirt: add SATA support Andrei Warkentin
2023-03-06 21:26 ` [edk2 2/7] MdePkg: BasePeCoffLib: Allow AArch64 and x64 images in ImageFormatSupported Andrei Warkentin
2023-03-06 21:26 ` [edk2 3/7] MdePkg: BaseLib: don't log in RISCV InternalSwitchStack Andrei Warkentin
2023-03-06 21:26 ` [edk2 4/7] MdePkg: BaseCpuLib: Fix RISCV CpuSleep symbol name Andrei Warkentin
2023-03-06 21:26 ` [edk2 5/7] MdeModulePkg: Dxe: add RISCV64 to mMachineTypeInfo Andrei Warkentin
2023-03-06 21:26 ` [edk2 6/7] [PATCH v2] UefiCpuPkg: CpuTimerDxeRiscV64: fix tick duration accounting Andrei Warkentin
2023-03-06 21:26 ` [edk2 7/7] [PATCH v3] UefiCpuPkg: BaseRiscV64CpuExceptionHandlerLib: clean up exception handling Andrei Warkentin
2023-03-08 18:37 ` [edk2-devel] [edk2 0/7] v3 Assorted fixes to core RISC-V and RiscVVirt Sunil V L
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230306212615.7400-1-andrei.warkentin@intel.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox