From: "Sunil V L" <sunilvl@ventanamicro.com>
To: devel@edk2.groups.io
Cc: Sunil V L <sunilvl@ventanamicro.com>,
Rebecca Cran <rebecca@bsdio.com>,
Liming Gao <gaoliming@byosoft.com.cn>,
Bob Feng <bob.c.feng@intel.com>,
Yuwei Chen <yuwei.chen@intel.com>,
Ard Biesheuvel <ardb+tianocore@kernel.org>,
Jiewen Yao <jiewen.yao@intel.com>,
Jordan Justen <jordan.l.justen@intel.com>,
Andrei Warkentin <andrei.warkentin@intel.com>,
Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Subject: [PATCH 0/4] OvmfPkg/RiscVVirt: Add CLANGDWARF toolchain support
Date: Mon, 3 Jul 2023 13:38:27 +0530 [thread overview]
Message-ID: <20230703080831.51075-1-sunilvl@ventanamicro.com> (raw)
REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4478
This series adds support for building RiscVVirtQemu EDK2 using
CLANGDWARF toolchain. Adding this support helps people to use
the same toolchain to build EDK2 for different architectures.
Cc: Rebecca Cran <rebecca@bsdio.com>
Cc: Liming Gao <gaoliming@byosoft.com.cn>
Cc: Bob Feng <bob.c.feng@intel.com>
Cc: Yuwei Chen <yuwei.chen@intel.com>
Cc: Ard Biesheuvel <ardb+tianocore@kernel.org>
Cc: Jiewen Yao <jiewen.yao@intel.com>
Cc: Jordan Justen <jordan.l.justen@intel.com>
Cc Gerd Hoffmann <kraxel@redhat.com>
Cc: Andrei Warkentin <andrei.warkentin@intel.com>
Cc: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>
Sunil V L (4):
OvmfPkg/RiscVVirt: use 'auto' alignment and FIXED for XIP modules
OvmfPkg/RiscVVirt: SecEntry: Remove unnecessary assembly directives
BaseTools/tools_def: Add CLANGDWARF support for RISC-V
OvmfPkg/RiscVVirt: Update README for CLANGDWARF support
OvmfPkg/RiscVVirt/RiscVVirtQemu.fdf | 34 ++++++-------------
BaseTools/Conf/tools_def.template | 52 +++++++++++++++++++++++++++++
OvmfPkg/RiscVVirt/README.md | 28 ++++++++++++++--
OvmfPkg/RiscVVirt/Sec/SecEntry.S | 3 --
4 files changed, 87 insertions(+), 30 deletions(-)
--
2.34.1
next reply other threads:[~2023-07-03 8:08 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-07-03 8:08 Sunil V L [this message]
2023-07-03 8:08 ` [PATCH 1/4] OvmfPkg/RiscVVirt: use 'auto' alignment and FIXED for XIP modules Sunil V L
2023-07-03 8:08 ` [PATCH 2/4] OvmfPkg/RiscVVirt: SecEntry: Remove unnecessary assembly directives Sunil V L
2023-07-03 8:08 ` [PATCH 3/4] BaseTools/tools_def: Add CLANGDWARF support for RISC-V Sunil V L
2023-07-10 1:52 ` 回复: " gaoliming
2023-07-10 9:29 ` [edk2-devel] " Sunil V L
2023-07-03 8:08 ` [PATCH 4/4] OvmfPkg/RiscVVirt: Update README for CLANGDWARF support Sunil V L
2023-07-03 12:15 ` [PATCH 0/4] OvmfPkg/RiscVVirt: Add CLANGDWARF toolchain support Ard Biesheuvel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-list from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20230703080831.51075-1-sunilvl@ventanamicro.com \
--to=devel@edk2.groups.io \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox