From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: from mail02.groups.io (mail02.groups.io [66.175.222.108]) by spool.mail.gandi.net (Postfix) with ESMTPS id EDEBC74003B for ; Wed, 8 Nov 2023 02:20:27 +0000 (UTC) DKIM-Signature: a=rsa-sha256; bh=sbFLVSJybQK0SW/duVIofLJKcaSRzM6VutazAwCKYts=; c=relaxed/simple; d=groups.io; h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:MIME-Version:Precedence:List-Subscribe:List-Help:Sender:List-Id:Mailing-List:Delivered-To:Reply-To:List-Unsubscribe-Post:List-Unsubscribe:Content-Transfer-Encoding; s=20140610; t=1699410026; v=1; b=WnVAKgoKtS8En4Aq7zXUIEN8iYI3nu6VbZLfUhrdCJShUqvMK2K6RPUQjg2UHIpdEOjzZbZ8 WX3ME+W0izzszClqRiHF9dFcf3fwJ2KNUIpeEy9GI25HcRI3OMMv/QvTfiVwe+iDsnourVMp0Mx gQovMZ/xsBQux5N0vZ4K75SQ= X-Received: by 127.0.0.2 with SMTP id h4IiYY7687511xMUJF257drc; Tue, 07 Nov 2023 18:20:26 -0800 X-Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.24]) by mx.groups.io with SMTP id smtpd.web11.5520.1699410024118966955 for ; Tue, 07 Nov 2023 18:20:26 -0800 X-IronPort-AV: E=McAfee;i="6600,9927,10887"; a="392543218" X-IronPort-AV: E=Sophos;i="6.03,285,1694761200"; d="scan'208";a="392543218" X-Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orsmga102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Nov 2023 18:20:26 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10887"; a="712788843" X-IronPort-AV: E=Sophos;i="6.03,285,1694761200"; d="scan'208";a="712788843" X-Received: from shwdesssddpdwei.ccr.corp.intel.com ([10.239.157.28]) by orsmga003.jf.intel.com with ESMTP; 07 Nov 2023 18:20:24 -0800 From: "Sheng Wei" To: devel@edk2.groups.io Cc: Eric Dong , Ray Ni , Laszlo Ersek , Wu Jiaxin , Tan Dun Subject: [edk2-devel] [PATCH v3 1/2] UefiCpuPkg/PiSmmCpuDxeSmm: Clear CR4.CET before restoring MSR IA32_S_CET Date: Wed, 8 Nov 2023 10:20:08 +0800 Message-Id: <20231108022009.312-2-w.sheng@intel.com> In-Reply-To: <20231108022009.312-1-w.sheng@intel.com> References: <20231108022009.312-1-w.sheng@intel.com> MIME-Version: 1.0 Precedence: Bulk List-Subscribe: List-Help: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,w.sheng@intel.com List-Unsubscribe-Post: List-Unsubscribe=One-Click List-Unsubscribe: X-Gm-Message-State: 0x6Dooj5vXwItM0OaCA82eyDx7686176AA= Content-Transfer-Encoding: quoted-printable X-GND-Status: LEGIT Authentication-Results: spool.mail.gandi.net; dkim=pass header.d=groups.io header.s=20140610 header.b=WnVAKgoK; dmarc=fail reason="SPF not aligned (relaxed), DKIM not aligned (relaxed)" header.from=intel.com (policy=none); spf=pass (spool.mail.gandi.net: domain of bounce@groups.io designates 66.175.222.108 as permitted sender) smtp.mailfrom=bounce@groups.io Clear CR4.CET bit before restoring MSR IA32_S_CET. Backup/restore MSR IA32_U_CET in SMI. Signed-off-by: Sheng Wei Cc: Eric Dong Cc: Ray Ni Cc: Laszlo Ersek Cc: Wu Jiaxin Cc: Tan Dun --- UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm | 53 ++++++++++++--- UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm | 69 ++++++++++++++++---- 2 files changed, 98 insertions(+), 24 deletions(-) diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm b/UefiCpuPkg/PiSm= mCpuDxeSmm/Ia32/SmiEntry.nasm index 19de5f614e..68332e2c3f 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm @@ -16,18 +16,19 @@ %include "StuffRsbNasm.inc"=0D %include "Nasm.inc"=0D =0D +%define MSR_IA32_U_CET 0x6A0=0D %define MSR_IA32_S_CET 0x6A2=0D -%define MSR_IA32_CET_SH_STK_EN 0x1=0D -%define MSR_IA32_CET_WR_SHSTK_EN 0x2=0D -%define MSR_IA32_CET_ENDBR_EN 0x4=0D -%define MSR_IA32_CET_LEG_IW_EN 0x8=0D -%define MSR_IA32_CET_NO_TRACK_EN 0x10=0D -%define MSR_IA32_CET_SUPPRESS_DIS 0x20=0D -%define MSR_IA32_CET_SUPPRESS 0x400=0D -%define MSR_IA32_CET_TRACKER 0x800=0D +%define MSR_IA32_CET_SH_STK_EN 0x1=0D +%define MSR_IA32_CET_WR_SHSTK_EN 0x2=0D +%define MSR_IA32_CET_ENDBR_EN 0x4=0D +%define MSR_IA32_CET_LEG_IW_EN 0x8=0D +%define MSR_IA32_CET_NO_TRACK_EN 0x10=0D +%define MSR_IA32_CET_SUPPRESS_DIS 0x20=0D +%define MSR_IA32_CET_SUPPRESS 0x400=0D +%define MSR_IA32_CET_TRACKER 0x800=0D %define MSR_IA32_PL0_SSP 0x6A4=0D =0D -%define CR4_CET 0x800000=0D +%define CR4_CET_BIT 23=0D =0D %define MSR_IA32_MISC_ENABLE 0x1A0=0D %define MSR_EFER 0xc0000080=0D @@ -214,11 +215,21 @@ ASM_PFX(mPatchCetSupported): push edx=0D push eax=0D =0D + mov ecx, MSR_IA32_U_CET=0D + rdmsr=0D + push edx=0D + push eax=0D +=0D mov ecx, MSR_IA32_PL0_SSP=0D rdmsr=0D push edx=0D push eax=0D =0D + mov ecx, MSR_IA32_U_CET=0D + xor eax, eax=0D + xor edx, edx=0D + wrmsr=0D +=0D mov ecx, MSR_IA32_S_CET=0D mov eax, MSR_IA32_CET_SH_STK_EN=0D xor edx, edx=0D @@ -276,6 +287,11 @@ CetDone: cmp al, 0=0D jz CetDone2=0D =0D + mov ecx, MSR_IA32_S_CET=0D + xor eax, eax=0D + xor edx, edx=0D + wrmsr=0D +=0D mov eax, 0x668=0D mov cr4, eax ; disable CET=0D =0D @@ -284,10 +300,15 @@ CetDone: pop edx=0D wrmsr=0D =0D - mov ecx, MSR_IA32_S_CET=0D + mov ecx, MSR_IA32_U_CET=0D pop eax=0D pop edx=0D wrmsr=0D +=0D + mov ecx, MSR_IA32_S_CET=0D + pop eax=0D + pop edx=0D + mov ebx, eax=0D CetDone2:=0D =0D mov eax, ASM_PFX(mXdSupported)=0D @@ -305,6 +326,18 @@ CetDone2: .7:=0D =0D StuffRsb32=0D +=0D + mov eax, ASM_PFX(mCetSupported)=0D + mov al, [eax]=0D + cmp al, 0=0D + jz CetDone3=0D +=0D + mov ecx, MSR_IA32_S_CET=0D + mov eax, ebx=0D + xor edx, edx=0D + wrmsr=0D +CetDone3:=0D +=0D rsm=0D =0D ASM_PFX(gcSmiHandlerSize): DW $ - _SmiEntryPoint=0D diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm b/UefiCpuPkg/PiSmm= CpuDxeSmm/X64/SmiEntry.nasm index d302ca8d01..007fbff640 100644 --- a/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm @@ -20,19 +20,20 @@ ; Variables referenced by C code=0D ;=0D =0D +%define MSR_IA32_U_CET 0x6A0=0D %define MSR_IA32_S_CET 0x6A2=0D -%define MSR_IA32_CET_SH_STK_EN 0x1=0D -%define MSR_IA32_CET_WR_SHSTK_EN 0x2=0D -%define MSR_IA32_CET_ENDBR_EN 0x4=0D -%define MSR_IA32_CET_LEG_IW_EN 0x8=0D -%define MSR_IA32_CET_NO_TRACK_EN 0x10=0D -%define MSR_IA32_CET_SUPPRESS_DIS 0x20=0D -%define MSR_IA32_CET_SUPPRESS 0x400=0D -%define MSR_IA32_CET_TRACKER 0x800=0D +%define MSR_IA32_CET_SH_STK_EN 0x1=0D +%define MSR_IA32_CET_WR_SHSTK_EN 0x2=0D +%define MSR_IA32_CET_ENDBR_EN 0x4=0D +%define MSR_IA32_CET_LEG_IW_EN 0x8=0D +%define MSR_IA32_CET_NO_TRACK_EN 0x10=0D +%define MSR_IA32_CET_SUPPRESS_DIS 0x20=0D +%define MSR_IA32_CET_SUPPRESS 0x400=0D +%define MSR_IA32_CET_TRACKER 0x800=0D %define MSR_IA32_PL0_SSP 0x6A4=0D %define MSR_IA32_INTERRUPT_SSP_TABLE_ADDR 0x6A8=0D =0D -%define CR4_CET 0x800000=0D +%define CR4_CET_BIT 23=0D =0D %define MSR_IA32_MISC_ENABLE 0x1A0=0D %define MSR_EFER 0xc0000080=0D @@ -230,6 +231,11 @@ ASM_PFX(mPatchCetSupported): push rdx=0D push rax=0D =0D + mov ecx, MSR_IA32_U_CET=0D + rdmsr=0D + push rdx=0D + push rax=0D +=0D mov ecx, MSR_IA32_PL0_SSP=0D rdmsr=0D push rdx=0D @@ -240,6 +246,11 @@ ASM_PFX(mPatchCetSupported): push rdx=0D push rax=0D =0D + mov ecx, MSR_IA32_U_CET=0D + xor eax, eax=0D + xor edx, edx=0D + wrmsr=0D +=0D mov ecx, MSR_IA32_S_CET=0D mov eax, MSR_IA32_CET_SH_STK_EN=0D xor edx, edx=0D @@ -316,13 +327,20 @@ CpuSmmDebugExitAbsAddr: add rsp, 0x200=0D =0D mov rax, strict qword 0 ; mov rax, ASM_PFX(mCetSuppo= rted)=0D -mCetSupportedAbsAddr:=0D +mCetSupportedAbsAddr1:=0D mov al, [rax]=0D cmp al, 0=0D jz CetDone2=0D =0D - mov eax, 0x668=0D - mov cr4, rax ; disable CET=0D + mov ecx, MSR_IA32_S_CET=0D + xor eax, eax=0D + xor edx, edx=0D + wrmsr=0D +=0D + ; clear CR4.CET bit=0D + mov rax, cr4=0D + btr rax, CR4_CET_BIT=0D + mov cr4, rax=0D =0D mov ecx, MSR_IA32_INTERRUPT_SSP_TABLE_ADDR=0D pop rax=0D @@ -334,10 +352,15 @@ mCetSupportedAbsAddr: pop rdx=0D wrmsr=0D =0D - mov ecx, MSR_IA32_S_CET=0D + mov ecx, MSR_IA32_U_CET=0D pop rax=0D pop rdx=0D wrmsr=0D +=0D + mov ecx, MSR_IA32_S_CET=0D + pop rax=0D + pop rdx=0D + mov ebx, eax=0D CetDone2:=0D =0D mov rax, strict qword 0 ; lea rax, [ASM_PFX(mXdS= upported)]=0D @@ -356,6 +379,19 @@ mXdSupportedAbsAddr: .1:=0D =0D StuffRsb64=0D +=0D + mov rax, strict qword 0 ; mov rax, ASM_PFX(mCetSuppo= rted)=0D +mCetSupportedAbsAddr2:=0D + mov al, [rax]=0D + cmp al, 0=0D + jz CetDone3=0D +=0D + mov ecx, MSR_IA32_S_CET=0D + mov eax, ebx=0D + xor edx, edx=0D + wrmsr=0D +CetDone3:=0D +=0D rsm=0D =0D ASM_PFX(gcSmiHandlerSize) DW $ - _SmiEntryPoint=0D @@ -391,6 +427,11 @@ ASM_PFX(PiSmmCpuSmiEntryFixupAddress): mov qword [rcx - 8], rax=0D =0D lea rax, [ASM_PFX(mCetSupported)]=0D - lea rcx, [mCetSupportedAbsAddr]=0D + lea rcx, [mCetSupportedAbsAddr1]=0D mov qword [rcx - 8], rax=0D +=0D + lea rax, [ASM_PFX(mCetSupported)]=0D + lea rcx, [mCetSupportedAbsAddr2]=0D + mov qword [rcx - 8], rax=0D +=0D ret=0D --=20 2.26.2.windows.1 -=-=-=-=-=-=-=-=-=-=-=- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#110884): https://edk2.groups.io/g/devel/message/110884 Mute This Topic: https://groups.io/mt/102457044/7686176 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [rebecca@openfw.io] -=-=-=-=-=-=-=-=-=-=-=-