public inbox for devel@edk2.groups.io
 help / color / mirror / Atom feed
From: "Zeng, Star" <star.zeng@intel.com>
To: Laszlo Ersek <lersek@redhat.com>,
	"Fan, Jeff" <jeff.fan@intel.com>,
	"edk2-devel@ml01.01.org" <edk2-devel@ml01.01.org>
Cc: "Kinney, Michael D" <michael.d.kinney@intel.com>,
	"Jordan Justen (Intel address)" <jordan.l.justen@intel.com>,
	"Tian, Feng" <feng.tian@intel.com>
Subject: Re: [Patch v5 48/48] UefiCpuPkg/PiSmmCpuDxeSmm: Add gEfiVariableArchProtocolGuid dependency
Date: Wed, 24 Aug 2016 16:16:23 +0800	[thread overview]
Message-ID: <21da0529-5a17-f758-ac1c-6516d15aaa7e@intel.com> (raw)
In-Reply-To: <ea6bfac6-1f9c-a0f6-c4ce-0b147136f34e@intel.com>

On 2016/8/24 13:22, Zeng, Star wrote:
> On 2016/8/24 11:27, Laszlo Ersek wrote:
>> On 08/23/16 22:39, Zeng, Star wrote:
>>> On 2016/8/23 23:33, Laszlo Ersek wrote:
>>>> On 08/18/16 22:57, Zeng, Star wrote:
>>>>> On 2016/8/19 10:45, Zeng, Star wrote:
>>>>>> On 2016/8/19 10:26, Laszlo Ersek wrote:
>>>>>>> On 08/19/16 04:00, Fan, Jeff wrote:
>>>>>>>> Laszlo,
>>>>>>>>
>>>>>>>> I could revert this patch firstly.
>>>>>>>
>>>>>>> Thank you, that would be very kind.
>>>>>>>
>>>>>>>> Could you please dig out the OVMF to address the potential issue,
>>>>>>>> then I could re-commit it for those platforms required this patch.
>>>>>>>
>>>>>>> The problem is that this week (what remains of it) and the next week
>>>>>>> I won't really have time for this -- tomorrow I'm hoping to finish
>>>>>>> up something else in a mortal hurry. It was actually in preparation
>>>>>>> for rebasing / pushing that work that I pulled "master", and found
>>>>>>> out about the regression.
>>>>>>>
>>>>>>> Can we perhaps get help from the variable stack maintainers? What's
>>>>>>> the design of the (lack of) depexes on those drivers?
>>>>>>
>>>>>> Variable driver consumes
>>>>>> PcdFlashNvStorageVariableBase(64)/PcdFlashNvStorageVariableSize to
>>>>>> produce *gEfiVariableArchProtocolGuid* protocol. Variable driver
>>>>>> registers (SMM)FTW protocol notification function
>>>>>> SmmFtwNotificationEvent() or FtwNotificationEvent() to produce
>>>>>> *gEfiVariableWriteArchProtocolGuid* protocol. (SMM)FTW driver has
>>>>>> dependency on gEfiSmmFirmwareVolumeBlockProtocolGuid or
>>>>>> gEfiFirmwareVolumeBlockProtocolGuid.
>>>>>>
>>>>>> I am not so sure what you said about the (lack of) depexes on those
>>>>>> drivers.
>>>>>>
>>>>>> Did you see variable driver loaded and started when ASSERT appeared
>>>>>> on OVMF?
>>>>>
>>>>>
>>>>> You may could compare the serial logs to get if there is some driver
>>>>> execution flow differences for the images built without and with this
>>>>> patch.
>>>>
>>>> The only difference is that in the working case, PiSmmCpuDxeSmm.efi is
>>>> dispatched immediately before FvbServicesSmm.efi, while in the broken
>>>> case, PiSmmCpuDxeSmm.efi is not dispatched (it is delayed due to the
>>>> new
>>>> depex) and FvbServicesSmm.efi is dispatched without PiSmmCpuDxeSmm.efi
>>>> being present, and it breaks.
>>>>
>>>> I see that PiSmmCpuDxeSmm.efi installs:
>>>> - gEfiSmmConfigurationProtocolGuid,
>>>> - EfiSmmCpuProtocol,
>>>> - EfiSmmCpuServiceProtocol,
>>>>
>>>> so it might not be hard to add a depex on one of those (DXE/SMM)
>>>> protocols to FvbServicesSmm.efi. In particular, the PI 1.4a spec
>>>> says in
>>>> Volume 4, "1.6.1 SMM Drivers":
>>>>
>>>>     the dependency expression in the file section EFI_SECTION_SMM_DEPEX
>>>>     [...] can refer to both UEFI and SMM protocols
>>>>
>>>> so we could easily make FvbServicesSmm.efi dependent on either of those
>>>> protocols, I think.
>>>>
>>>> However, is that the official way to delay the entry point function
>>>> of a
>>>> DXE_SMM_DRIVER module until the code would actually run in SMM? Section
>>>> "1.7 SMM Driver Initialization" says:
>>>>
>>>>     An SMM Driver's initialization phase begins when the driver has
>>>> been
>>>>     loaded into SMRAM and its entry point is called. An SMM Driver's
>>>>     initialization phase ends when the entry point returns.
>>>>
>>>>     During SMM Driver initialization, SMM Drivers have access to two
>>>>     sets of protocols: UEFI and SMM. UEFI protocols are those which are
>>>>     installed and discovered using the UEFI Boot Services. UEFI
>>>>     protocols can be located and used by SMM drivers only during SMM
>>>>     Initialization. SMM protocols are those which are installed and
>>>>     discovered using the System Management Services Table (SMST). SMM
>>>>     protocols can be discovered by SMM drivers during initialization
>>>>     time and accessed while inside of SMM.
>>>>
>>>> These paragraphs seem to imply that the processor will execute the
>>>> entry
>>>> point function of a DXE_SMM_DRIVER module from SMRAM, without the
>>>> processor necessarily being in SMM just yet. (Which further implies
>>>> that
>>>> SMRAM will not have been closed and locked at that point, but that's a
>>>> side remark only.)
>>>>
>>>> This seems reasonable to me, but in the entry point of OVMF's
>>>> FvbServicesSmm.efi, we specifically need to test a write access to the
>>>> pflash chip, to make sure that the QEMU configuration is suitable and
>>>> secure. For this, FvbServicesSmm.efi must be dispatched in SMM. And,
>>>> apparently, in the current tree, when PiSmmCpuDxe launches first,
>>>> FvbServicesSmm *is* dispatched in SMM.
>>>>
>>>> I find it quite non-intuitive that a DXE_SMM_DRIVER's entry point
>>>> may or
>>>> may not be executed in SMM, but more importantly, what's the best
>>>> way to
>>>> delay the driver dispatch until after PiSmmCpuDxe has been dispatched?
>>>>
>>>> The PiSmmIpl driver (a DXE_RUNTIME_DRIVER) produces the
>>>> EFI_SMM_BASE2_PROTOCOL, which has a member function called InSmm().
>>>> However:
>>>>
>>>> - according to the documentation, it doesn't test for SMM, it tests for
>>>>   being executed from SMRAM (which are two different things!), and it
>>>>   only really makes sense for SMM/DXE combined drivers,
>>>>
>>>> - in fact I don't need a query-like function here, for the code, but
>>>>   likely a new depex for FvbServicesSmm that delays its dispatch until
>>>>   after PiSmmCpuDxe.
>>>>
>>>> Actually, I think the simplest way to solve this in OVMF is to add a
>>>> depex on EFI_SMM_CPU_PROTOCOL to FvbServicesSmm. From the spec:
>>>>
>>>>     Provides access to CPU-related information while in SMM.
>>>>
>>>>     [...]
>>>>
>>>>     This protocol allows SMM drivers to access architecture-standard
>>>>     registers from any of the CPU save state areas. [...]
>>>>
>>>> I think a DXE_SMM_DRIVER might perfectly want to use this protocol in
>>>> its entry point function (in the general case, for whatever reason), so
>>>> it seems very suitable for delaying FvbServicesSmm.
>>>>
>>>> For example, in
>>>> "QuarkPlatformPkg/Acpi/DxeSmm/SmmPowerManagement/SmmPowerManagement.inf",
>>>>
>>>> I think we see the same pattern:
>>>> - MODULE_TYPE = DXE_SMM_DRIVER
>>>> - Depex on gEfiSmmCpuProtocolGuid
>>>>
>>>> .... Okay, I tried to test this patch (in combination with re-adding
>>>> the
>>>> gEfiVariableArchProtocolGuid dependency to PiSmmCpuDxeSmm):
>>>>
>>>>> diff --git
>>>>> a/OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesSmm.inf
>>>>> b/OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesSmm.inf
>>>>> index ba2d3679a46d..a241f7702ca2 100644
>>>>> --- a/OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesSmm.inf
>>>>> +++ b/OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesSmm.inf
>>>>> @@ -88,4 +88,4 @@ [FeaturePcd]
>>>>>    gUefiOvmfPkgTokenSpaceGuid.PcdSmmSmramRequire
>>>>>
>>>>>  [Depex]
>>>>> -  TRUE
>>>>> +  gEfiSmmCpuProtocolGuid
>>>>
>>>> With this patch, in the build report I get:
>>>>
>>>>> Module Name:          FvbServicesSmm
>>>>> Module INF Path:
>>>>> OvmfPkg/QemuFlashFvbServicesRuntimeDxe/FvbServicesSmm.inf
>>>>>
>>>>> [...]
>>>>>
>>>>>> ----------------------------------------------------------------------------------------------------------------------<
>>>>>>
>>>>>>
>>>>> Final Dependency Expression (DEPEX) Instructions
>>>>>   PUSH gEfiSmmCpuProtocolGuid
>>>>>   PUSH gEfiPcdProtocolGuid
>>>>>   PUSH gEfiSmmBase2ProtocolGuid
>>>>>   PUSH gEfiSmmAccess2ProtocolGuid
>>>>>   PUSH gEfiDevicePathUtilitiesProtocolGuid
>>>>>   AND
>>>>>   AND
>>>>>   AND
>>>>>   AND
>>>>>   END
>>>>> ------------------------------------------------------------------------------------------------------------------------
>>>>>
>>>>>
>>>>> Dependency Expression (DEPEX) from INF
>>>>> (gEfiSmmCpuProtocolGuid) AND (gEfiPcdProtocolGuid) AND
>>>>> (gEfiSmmBase2ProtocolGuid) AND (gEfiSmmAccess2ProtocolGuid) AND
>>>>> (gEfiDevicePathUtilitiesProtocolGuid)
>>>>> ------------------------------------------------------------------------------------------------------------------------
>>>>>
>>>>>
>>>>> From Module INF:  gEfiSmmCpuProtocolGuid
>>>>> From Library INF: (gEfiPcdProtocolGuid) AND
>>>>> (gEfiSmmBase2ProtocolGuid) AND (gEfiSmmAccess2ProtocolGuid) AND
>>>>> (gEfiDevicePathUtilitiesProtocolGuid)
>>>>> <---------------------------------------------------------------------------------------------------------------------->
>>>>>
>>>>>
>>>>
>>>> and FvbServicesSmm *is* appropriately delayed. However, the variable
>>>> driver blows up:
>>>>
>>>>> Loading SMM driver at 0x0007FF7D000 EntryPoint=0x0007FF7D271
>>>>> VariableSmm.efi
>>>>> mSmmMemLibInternalMaximumSupportAddress = 0xFFFFFFFFF
>>>>> VarCheckLibRegisterSetVariableCheckHandler - 0x7FF89334 Success
>>>>> Firmware Volume for Variable Store is corrupted
>>>>>
>>>>> ASSERT_EFI_ERROR (Status = Volume Corrupt)
>>>>> ASSERT MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.c(927):
>>>>> !EFI_ERROR (Status)
>>>>
>>>> This is the call tree that fails:
>>>>
>>>>   VariableServiceInitialize()
>>>> [MdeModulePkg/Universal/Variable/RuntimeDxe/VariableSmm.c]
>>>>     VariableCommonInitialize()
>>>> [MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c]
>>>>       InitNonVolatileVariableStore()
>>>> [MdeModulePkg/Universal/Variable/RuntimeDxe/Variable.c]
>>>>
>>>> However, the variable store is definitely not corrupted; this failure
>>>> reproduces with the pristine "OVMF_VARS.fd" varstore template that
>>>> falls
>>>> right out of the OVMF build.
>>>
>>> I am not so clear about "the pristine "OVMF_VARS.fd" varstore template
>>> that falls right out of the OVMF build".
>>>
>>> Variable driver depends on PcdFlashNvStorageVariableBase(64) be set
>>> correctly to produce gEfiVariableArchProtocolGuid protocol.
>>>
>>> After PiSmmCpuDxeSmm adds gEfiVariableArchProtocolGuid dependency and
>>> FvbServicesSmm adds gEfiSmmCpuProtocolGuid dependency, there will be a
>>> dependency circle below.
>>>  - PiSmmCpuDxeSmm depends on Variable driver to produce
>>> gEfiVariableArchProtocolGuid protocol.
>>>  - FvbServicesSmm depends on PiSmmCpuDxeSmm to produce
>>> gEfiSmmCpuProtocolGuid protocol.
>>>  - Variable driver depends on FvbServicesSmm to set
>>> PcdFlashNvStorageVariableBase(64) PCD.
>>
>> I understand, thank you for the explanation. The 64-bit PCD that you
>> mention is set at the end of the entry point function.
>>
>>> Are below approaches possible in OVMF?
>>> 1. Do InitializeVariableFvHeader () and
>>> PcdFlashNvStorageVariableBase(64) PCD set at PEI phase.
>>
>> InitializeVariableFvHeader() writes to the pflash chip, which is only
>> possible if the code runs in SMM (under the use case we are discussing
>> now). So running it as part of a PEIM would not be right.
>>
>>> 2. Do InitializeVariableFvHeader () and
>>> PcdFlashNvStorageVariableBase(64) PCD set in entrypoint with dependency
>>> = TRUE, and do other part of code in FvbInitialize() in another
>>> gEfiSmmCpuProtocolGuid notification function?
>>
>> That's again not good, because it would allow the entry point function
>> to exit with success (and to produce the FVB protocol interface) even if
>> the pflash configuration on the QEMU command line is incorrect (that is,
>> a -D SMM_REQUIRE OVMF build is being run with "-bios", rather than the
>> pflash chips).
>
> I am a little curious about what makes "writing to the pflash chip is
> only possible if the code runs in SMM" in OVMF?
>
> I meant the code flow for approach 2) I mentioned is like below, I am
> not sure if it works or not. :)
>
> FvbInitialize() - This may could be done at PEI phase.
>   InitializeVariableFvHeader()
>     if ValidateFvHeader () returns error status # mark1
>       allocate buffer to hold data from GetFvbInfo() # mark2
>     endif
>     return PcdOvmfFlashNvStorageVariableBase or the buffer
>           (allocated at mark2) pointer
>   set PcdFlashNvStorageVariableBase64/
>       PcdFlashNvStorageFtwWorkingBase/
>       PcdFlashNvStorageFtwSpareBase
>       according to the return from InitializeVariableFvHeader()
>
> FvbWriteInitialize() - Notification function on gEfiSmmCpuProtocolGuid
>   QemuFlashInitialize()
>   ...
>   Free buffer(allocated at mark2)
>   set PcdFlashNvStorageVariableBase64/
>       PcdFlashNvStorageFtwWorkingBase/
>       PcdFlashNvStorageFtwSpareBase
>       again if mark1 returned success

Sorry, a typo here, success here should be failure.

>   Install FVB protocol
>   ...
>
>
> Thanks,
> Star
>
>>
>> The "other part" that you mention is about exiting the FVB driver as
>> early as possible, if the varstore is not backed by a pflash chip:
>> - in the SMM_REQUIRE build, this is actually a fatal error,
>> - in the SMM-less build, this allows the EmuVariableFvbRuntimeDxe driver
>> to run.
>>
>> Let me turn the question around: can PiSmmCpuDxeSmm consume its settings
>> from HOBs? The PEI phase has read-only access to variables, and some
>> PEIM could produce those HOBs, either directly, or from reading
>> variables. (Also, it would be nice to know exactly what aspects of
>> PiSmmCpuDxeSmm are planned to be controlled dynamically.)
>>
>> Alternatively, if Jordan agrees, we could break the cycle like this:
>>
>> (1) Drop EmuVariableFvbRuntimeDxe and its dependencies completely.
>>
>> This would eliminate OVMF's reuse of PcdFlashNvStorageVariableBase64 for
>> arbitrating between QemuFlashFvbServicesRuntimeDxe and
>> EmuVariableFvbRuntimeDxe. (For more background on this, please see
>> commits 4313b26de098b and 182eb4562731f.)
>>
>> Dropping EmuVariableFvbRuntimeDxe would also make pflash chips mandatory
>> for OVMF, and prevent it from running with the "-bios" option (at long
>> last). I'd strongly support this.
>>
>> (2) Set PcdFlashNvStorageVariableBase64 and the other PCDs that the
>> variable driver consumes directly in the OVMF DSC or FDF files, matching
>> the PcdOvmfFlashNvStorageXXX settings that
>> QemuFlashFvbServicesRuntimeDxe already uses as sorce of information.
>> This would allow the variable driver to proceed without
>> QemuFlashFvbServicesRuntimeDxe's assistance (for read-only access only).
>> This would make perfect sense, because for read-only access, the
>> variable driver doesn't need FVB, it only needs to know where to read
>> (with direct memory references).
>>
>> (3) QemuFlashFvbServicesRuntimeDxe would keep its structure in other
>> aspects; for example it would get a new depex on gEfiSmmCpuProtocolGuid.
>> This would ensure its entry point function was executed in SMM.
>>
>> Thanks
>> Laszlo
>>



  parent reply	other threads:[~2016-08-24  8:16 UTC|newest]

Thread overview: 71+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-08-02  8:59 [Patch v5 00/48] MP Initialize Library Jeff Fan
2016-08-02  8:59 ` [Patch v5 01/48] UefiCpuPkg/LocalApic.h: Remove duplicated/conflicted definitions Jeff Fan
2016-08-02 17:17   ` Kinney, Michael D
2016-08-02  8:59 ` [Patch v5 02/48] UefiCpuPkg/MpInitLib: Add microcode definitions defined in IA32 SDM Jeff Fan
2016-08-02 15:20   ` Mudusuru, Giri P
2016-08-02  8:59 ` [Patch v5 03/48] UefiCpuPkg/CpuS3DataDxe: Move StartupVector allocation to EndOfDxe() Jeff Fan
2016-08-02  8:59 ` [Patch v5 04/48] UefiCpuPkg/MpInitLib: Add MP Initialize library class definition Jeff Fan
2016-08-02  8:59 ` [Patch v5 05/48] UefiCpuPkg/MpInitLib: Add two instances PeiMpInitLib and DxeMpInitLib Jeff Fan
2016-08-02  8:59 ` [Patch v5 06/48] UefiCpuPkg/MpInitLib: Add AP assembly code and MP_CPU_EXCHANGE_INFO Jeff Fan
2016-08-02  8:59 ` [Patch v5 07/48] UefiCpuPkg/MpInitLib: Fix typo and clean up the code Jeff Fan
2016-08-02  8:59 ` [Patch v5 08/48] UefiCpuPkg/MpInitLib: Add EnableExecuteDisable in MP_CPU_EXCHANGE_INFO Jeff Fan
2016-08-02  8:59 ` [Patch v5 09/48] UefiCpuPkg/MpInitLib: Add AsmRelocateApLoop() assembly code Jeff Fan
2016-08-02  8:59 ` [Patch v5 10/48] UefiCpuPkg/MpInitLib: Add MP_ASSEMBLY_ADDRESS_MAP Jeff Fan
2016-08-02  8:59 ` [Patch v5 11/48] UefiCpuPkg/MpInitLib: Get ApLoopMode and MointorFilter size Jeff Fan
2016-08-02  8:59 ` [Patch v5 12/48] UefiCpuPkg/MpInitLib: Allocate and initialize memory of MP Data buffer Jeff Fan
2016-08-02  8:59 ` [Patch v5 13/48] UefiCpuPkg/MpInitLib: Initialize CPU_AP_DATA for CPU APs Jeff Fan
2016-08-02  8:59 ` [Patch v5 14/48] UefiCpuPkg/MpInitLib: Add CPU_VOLATILE_REGISTERS & worker functions Jeff Fan
2016-08-02  8:59 ` [Patch v5 15/48] UefiCpuPkg/MpInitLib: Add MicrocodeDetect() and load microcode on BSP Jeff Fan
2016-08-02  8:59 ` [Patch v5 16/48] UefiCpuPkg/MpInitLib: Save CPU MP Data pointer Jeff Fan
2016-08-02  8:59 ` [Patch v5 17/48] UefiCpuPkg/MpInitLib: Register one End of PEI callback function Jeff Fan
2016-08-02  8:59 ` [Patch v5 18/48] UefiCpuPkg/MpInitLib: Register one period event to check APs status Jeff Fan
2016-08-02  8:59 ` [Patch v5 19/48] UefiCpuPkg/MpInitLib: Allocate AP reset vector buffer under 1MB Jeff Fan
2016-08-02  8:59 ` [Patch v5 20/48] UefiCpuPkg/MpInitLib: Add ApWakeupFunction() executed by assembly code Jeff Fan
2016-08-02  8:59 ` [Patch v5 21/48] UefiCpuPkg/MpInitLib: Fill MP_CPU_EXCHANGE_INFO fields Jeff Fan
2016-08-02  8:59 ` [Patch v5 22/48] UefiCpuPkg/MpInitLib: Add WakeUpAP() Jeff Fan
2016-08-02  8:59 ` [Patch v5 23/48] UefiCpuPkg/MpInitLib: Send INIT-SIPI-SIPI to get processor count Jeff Fan
2016-08-02  8:59 ` [Patch v5 24/48] UefiCpuPkg/MpInitLib: Enable x2APIC mode on BSP/APs Jeff Fan
2016-08-02  8:59 ` [Patch v5 25/48] UefiCpuPkg/MpInitLib: Sort processor by ascending order of APIC ID Jeff Fan
2016-08-02  8:59 ` [Patch v5 26/48] UefiCpuPkg/MpInitLib: Skip collect processor count if GUIDed HOB exist Jeff Fan
2016-08-02  8:59 ` [Patch v5 27/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibGetNumberOfProcessors() Jeff Fan
2016-08-02  8:59 ` [Patch v5 28/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibGetProcessorInfo() Jeff Fan
2016-08-02  8:59 ` [Patch v5 29/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibWhoAmI() Jeff Fan
2016-08-02  8:59 ` [Patch v5 30/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibSwitchBSP() Jeff Fan
2016-08-02  8:59 ` [Patch v5 31/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibEnableDisableAP() Jeff Fan
2016-08-02  8:59 ` [Patch v5 32/48] UefiCpuPkg/MpInitLib: Check APs Status and update APs status Jeff Fan
2016-08-02  8:59 ` [Patch v5 33/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibStartupThisAP() Jeff Fan
2016-08-02  8:59 ` [Patch v5 34/48] UefiCpuPkg/MpInitLib: Implementation of MpInitLibStartupAllAPs() Jeff Fan
2016-08-02  8:59 ` [Patch v5 35/48] UefiCpuPkg/MpInitLib: Place APs in safe loop before hand-off to OS Jeff Fan
2016-08-02  8:59 ` [Patch v5 36/48] OvmfPkg: Add MpInitLib reference in DSC files Jeff Fan
2016-08-02 11:39   ` Laszlo Ersek
2016-08-02  8:59 ` [Patch v5 37/48] QuarkPlatformPkg: " Jeff Fan
2016-08-02  8:59 ` [Patch v5 38/48] UefiCpuPkg/CpuMpPei: Consume MpInitLib to produce CPU MP PPI services Jeff Fan
2016-08-02  8:59 ` [Patch v5 39/48] UefiCpuPkg/CpuMpPei: Remove unused files and codes Jeff Fan
2016-08-02  8:59 ` [Patch v5 40/48] UefiCpuPkg/CpuMpPei: Delete PeiMpServices.c and PeiMpServices.h Jeff Fan
2016-08-02  8:59 ` [Patch v5 41/48] UefiCpuPkg/CpuDxe: Consume MpInitLib to produce CPU MP Protocol services Jeff Fan
2016-08-02  8:59 ` [Patch v5 42/48] UefiCpuPkg/CpuDxe: Move SetMtrrsFromBuffer() location Jeff Fan
2016-08-02  8:59 ` [Patch v5 43/48] UefiCpuPkg/CpuDxe: Remove unused codes and files Jeff Fan
2016-08-02  8:59 ` [Patch v5 44/48] UefiCpuPkg/CpuDxe: Remove PcdCpuMaxLogicalProcessorNumber consuming Jeff Fan
2016-08-02  8:59 ` [Patch v5 45/48] MdePkg/MpService.h: Fixed typo in function header to match PI spec Jeff Fan
2016-08-02  8:59 ` [Patch v5 46/48] MdePkg/MpService.h: Trim whitespace at end of line Jeff Fan
2016-08-02  8:59 ` [Patch v5 47/48] UefiCpuPkg/CpuDxe: Fixed typo in function header to match PI spec Jeff Fan
2016-08-02  8:59 ` [Patch v5 48/48] UefiCpuPkg/PiSmmCpuDxeSmm: Add gEfiVariableArchProtocolGuid dependency Jeff Fan
2016-08-19  1:19   ` Laszlo Ersek
2016-08-19  2:00     ` Fan, Jeff
2016-08-19  2:26       ` Laszlo Ersek
2016-08-19  2:45         ` Zeng, Star
2016-08-19  2:57           ` Zeng, Star
2016-08-19 13:19             ` Laszlo Ersek
2016-08-23 15:33             ` Laszlo Ersek
2016-08-24  2:39               ` Zeng, Star
2016-08-24  3:27                 ` Laszlo Ersek
     [not found]                   ` <ea6bfac6-1f9c-a0f6-c4ce-0b147136f34e@intel.com>
2016-08-24  8:16                     ` Zeng, Star [this message]
2016-08-24 11:53                     ` Laszlo Ersek
2016-08-24 13:42                       ` Zeng, Star
2016-08-25  8:00                         ` Fan, Jeff
2016-08-30 13:45                           ` Laszlo Ersek
2016-09-01  1:11                             ` Fan, Jeff
2016-09-01 17:46                               ` Laszlo Ersek
2016-09-02  0:49                                 ` Fan, Jeff
2016-08-19 14:28         ` Laszlo Ersek
2016-08-02 18:55 ` [Patch v5 00/48] MP Initialize Library Kinney, Michael D

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-list from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=21da0529-5a17-f758-ac1c-6516d15aaa7e@intel.com \
    --to=devel@edk2.groups.io \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox