From mboxrd@z Thu Jan 1 00:00:00 1970 Received: from mx0b-002e3701.pphosted.com (mx0b-002e3701.pphosted.com [148.163.143.35]) by mx.groups.io with SMTP id smtpd.web10.39434.1598606763947439208 for ; Fri, 28 Aug 2020 02:26:04 -0700 Authentication-Results: mx.groups.io; dkim=fail reason="body hash did not verify" header.i=@hpe.com header.s=pps0720 header.b=hsqI8gVj; spf=pass (domain: hpe.com, ip: 148.163.143.35, mailfrom: prvs=0509c46461=daniel.schaefer@hpe.com) Received: from pps.filterd (m0150245.ppops.net [127.0.0.1]) by mx0b-002e3701.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 07S9PFOC028725; Fri, 28 Aug 2020 09:26:02 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=hpe.com; h=subject : to : cc : references : from : message-id : date : in-reply-to : content-type : content-transfer-encoding : mime-version; s=pps0720; bh=R2Jf7Wv8Yx4JHT/vlNPDDPJpSHQPuugBD5bdKveKikg=; b=hsqI8gVj+4UVXh18hmaD/ASjkf0vDQZC8vLzwp9tPjHpS5Om0YhQgzvQ6A4SweFqtMVH /lWZ0Q6ubKGb/qVFJojuVjOYsCMbl6oGzwTbXBow8teTbJDg3CMQrxn9ZmgLz3bSAT6w UoAZ9tLYHdYTYsI+YNVoU0QxGcIrwWISrE9epnO2CgIcmLVJegYyDv6j4o1W5nS6BgaS zW6mtRJOam+76HXRAbg96nXzCfmKVhAObY2NkEvNpaQr8SpWciNQqf8I330ljN2obdip qbJ3C4mCYmXOjn0cv5uBWkEwrJ5jamGzoX4t1BwVS3NKzFZpbbaNcJWH2nf3UFvKIm84 IQ== Received: from g4t3427.houston.hpe.com (g4t3427.houston.hpe.com [15.241.140.73]) by mx0b-002e3701.pphosted.com with ESMTP id 336faq6e66-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 28 Aug 2020 09:26:02 +0000 Received: from G9W9210.americas.hpqcorp.net (g9w9210.houston.hpecorp.net [16.220.66.155]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-SHA384 (256/256 bits)) (No client certificate requested) by g4t3427.houston.hpe.com (Postfix) with ESMTPS id 975ED5E; Fri, 28 Aug 2020 09:26:01 +0000 (UTC) Received: from G4W10205.americas.hpqcorp.net (2002:10cf:520f::10cf:520f) by G9W9210.americas.hpqcorp.net (2002:10dc:429b::10dc:429b) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Fri, 28 Aug 2020 09:26:01 +0000 Received: from NAM02-SN1-obe.outbound.protection.outlook.com (15.241.52.12) by G4W10205.americas.hpqcorp.net (16.207.82.15) with Microsoft SMTP Server (TLS) id 15.0.1497.2 via Frontend Transport; Fri, 28 Aug 2020 09:26:01 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ebEMHfc6L7vknBRNAknfBTXPJ8Mr0p3rhuFfUvgoJt8aU+GOMhnOwPAje8hZUE+ivfLHtYk3/xbaPZFFCS1RX978M4FUWOLSl7kQUyTiaiU1P6tsnWBcGH+4CCgcVfUOi2xcbHr5unvqTL6Cve7F20Neym8wzbCIBW0cIITWXgmCYblBj9C1vuUcBW9kT26pbgF9OfUYglYSfOkJMSqxF3ZLm3DLh1AO762Qz4zEVTpGWgXqcubijqUvcjxVnp/JTLAz365UlG+ItsQ4sUnV9D0PksS09BCkBmBCyzrqEzrZSLm3getAO0BtVkCfUl4nuOckI8bNWPMCOQFOcR89BA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=R2Jf7Wv8Yx4JHT/vlNPDDPJpSHQPuugBD5bdKveKikg=; b=jvcs+HcNY9ggYjYdKO4XiEbE9Yt1DEDYfIoMwAhbBz3VsYYXOLauoEkS6Wovk0q+D5nrn8yw/9UNAoIpwkdHPJf9tcYVvb8Rq7W4hjBj1WzkFvxN/hXtMtEY9gsEN9QW7PaYuyjBfrlRklEgfh7qZFUuCEY5Kp7p5uiey287xinY7l6l6EsflzGn1MRzsiZzrOBThmPu0ppAWj19xuO5ft3JOU6doSd4ghAYSC1kInoqoc2aMyUjvow6/6cqHY+DpJds4JI2FclU+Rcfsuz94JyG01a2/5gPwCmTpQpIGKm2HqoGlUUilnPc/XfDjI14qoXLqSIz3hS5gRvU6T3qbw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=hpe.com; dmarc=pass action=none header.from=hpe.com; dkim=pass header.d=hpe.com; arc=none Authentication-Results: intel.com; dkim=none (message not signed) header.d=none;intel.com; dmarc=none action=none header.from=hpe.com; Received: from DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM (2a01:111:e400:760d::23) by DF4PR8401MB0810.NAMPRD84.PROD.OUTLOOK.COM (2a01:111:e400:7609::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3305.26; Fri, 28 Aug 2020 09:26:00 +0000 Received: from DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM ([fe80::4cbe:3dd0:cae4:b093]) by DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM ([fe80::4cbe:3dd0:cae4:b093%3]) with mapi id 15.20.3326.023; Fri, 28 Aug 2020 09:26:00 +0000 Subject: Re: [edk2-platforms][PATCH v2 3/3] Platform/U5SeriesPkg: Revise Readme.md To: Abner Chang , CC: Leif Lindholm , Michael D Kinney References: <20200827154314.31480-1-abner.chang@hpe.com> <20200827154314.31480-4-abner.chang@hpe.com> From: "Daniel Schaefer" Message-ID: <23457263-0778-9738-6117-9fdfdac8b681@hpe.com> Date: Fri, 28 Aug 2020 11:25:49 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 In-Reply-To: <20200827154314.31480-4-abner.chang@hpe.com> X-ClientProxiedBy: SA9PR11CA0013.namprd11.prod.outlook.com (2603:10b6:806:6e::18) To DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM (2a01:111:e400:760d::23) X-MS-Exchange-MessageSentRepresentingType: 1 Received: from 255.255.255.255 (255.255.255.255) by SA9PR11CA0013.namprd11.prod.outlook.com (2603:10b6:806:6e::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3326.19 via Frontend Transport; Fri, 28 Aug 2020 09:25:58 +0000 X-Originating-IP: [111.184.28.85] X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-HT: Tenant X-MS-Office365-Filtering-Correlation-Id: e3442994-92e3-4ec1-b3a1-08d84b34603f X-MS-TrafficTypeDiagnostic: DF4PR8401MB0810: X-MS-Exchange-Transport-Forked: True X-Microsoft-Antispam-PRVS: X-MS-Oob-TLC-OOBClassifiers: OLM:6790; X-MS-Exchange-SenderADCheck: 1 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Sdqblq10KpYrD+Y0PH/Hexu1xPtdGFFaXD+yQiKo6ZiVlig7zNvXL3Jkki3blRGWMtGMpRRGH0/m3Vqy2V70WxpDsMDGtByUzwtlieYaWgAQ4RCjBy6aeugNYpgYpbGPYZQirEH4EQVkgh0zFLn32f/MoaS2rOzVYfb3lirAiaOTCC4tk2dQL3k/MXns1EDsf1scmXZ4/xJIaLKVeSjxUoNa6iGyhjOYXhCozMxpYODmIpvH/qny7bQ8QMugYHkDTLhGWDD6wx22eCh02VCXZSFDMXmYqOhrMk8oAdFDar8pjCo/8moenPA7YcC3+JIqO1fLFHVXvkzmTbf4msJF43Q6blvH2wy4W8gA00Kw3FbPkj05xhAyhSqucDjImbczgMQ7+N9X0//gBxTWOBsyDWTtfLSLPJQ/oIVhdodMp6EU7NrOJ6evKJhk/RMjx5VbDW9d8pJiKpTwSL8sOyeYig== X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM;PTR:;CAT:NONE;SFS:(39860400002)(366004)(396003)(376002)(136003)(346002)(52116002)(36756003)(8676002)(44832011)(478600001)(8936002)(2616005)(83380400001)(26005)(6486002)(2906002)(956004)(4326008)(966005)(66556008)(186003)(66476007)(53546011)(66946007)(54906003)(86362001)(30864003)(16576012)(316002)(31686004)(6666004)(31696002)(19627235002)(5660300002)(43740500002);DIR:OUT;SFP:1102; X-MS-Exchange-AntiSpam-MessageData: 9qUnoMAphzLuEtZqjSCOJjHI9YWeIIWQngE5O4/dVMY+SJGaKWj3v+dKTsQ5QSRaJlIJbAPxyg52kwle7lmKLRi2k4oD5DrFHmd/K0q2I5/jXzCPDMnzYoQDVqO9kpvYkpZFL60wMLdqDnUQYqG9bL4eeGsx+UOyma3lcI+wQg/TCTKBNwrGb4IpJUdr/ikk4TWMZ/cmBrUr9AVvBvP+zneMmXK/M5r5jMbSXORihTEXnKrniChTMVgp74ewGIQrm0DIwleEhnV5fQIL2/CC0Jy+aIndWq1PRneYvYL9fGzEjyVm1RCqemD9cBKdcQNDWPr7ib5ZNtRuwZaNWyqlI5cGIVxoewRYpKOSVA6b1hwcJ5qyc3px0NgD1BsRcagQBJmtdqykm3icXqYXfZaKU5NwfBBR3Jq0GqDQtywUuDNGerWCWiuO+ub5HiMqI55A7opRpXQJ7FtolJbLwtwy0XZNbyOPqcmNthiVCu4/Qxnt8UV5T6eo8dvcr38QZIcoKoKtGmHx4JMAosuvtafSnOKiTp4my53S14ZNgOeUb4kOkZlE9Uys5TB6pnBwQH8B/tBfAVFNOBnTD92thL+EoWdfFk8OHpou/wkW0u7BuAIDOdMRzGifWTZwJsD/N7S71pSI3rUBOXmmc5gIhUzV6g== X-MS-Exchange-CrossTenant-Network-Message-Id: e3442994-92e3-4ec1-b3a1-08d84b34603f X-MS-Exchange-CrossTenant-AuthSource: DF4PR8401MB0444.NAMPRD84.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Aug 2020 09:26:00.0914 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 105b2061-b669-4b31-92ac-24d304d195dc X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: H3EJN3cDmRSBXPhxfEqwVsgJHJxn9ID7+i039B66f+39LtQfEB+rjAQgzX/uweeNRpbDXDnNTzLp0j70ao6sEA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DF4PR8401MB0810 X-OriginatorOrg: hpe.com X-Proofpoint-UnRewURL: 0 URL was un-rewritten MIME-Version: 1.0 X-HPE-SCL: -1 X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.235,18.0.687 definitions=2020-08-28_05:2020-08-28,2020-08-28 signatures=0 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxscore=0 adultscore=0 priorityscore=1501 spamscore=0 malwarescore=0 suspectscore=0 impostorscore=0 lowpriorityscore=0 bulkscore=0 mlxlogscore=999 phishscore=0 clxscore=1015 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2006250000 definitions=main-2008280072 X-MIME-Autoconverted: from 8bit to quoted-printable by mx0b-002e3701.pphosted.com id 07S9PFOC028725 Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: quoted-printable Looks good now, however like in the other patch you also made the lines l= onger=20 again. Please wrap them, as Leif suggested. I'm sure your editor can do t= hat=20 for you.=20 On 8/27/20 5:43 PM, Abner Chang wrote: > Update RISC-V U5SeriesPkg Readme.md to align with the latest implementa= tion. >=20 > Signed-off-by: Abner Chang > Co-authored-by: Daniel Schaefer >=20 > Cc: Leif Lindholm > Cc: Michael D Kinney > Cc: Daniel Schaefer > --- > Platform/SiFive/U5SeriesPkg/Readme.md | 114 ++++++++++++++-----------= - > 1 file changed, 60 insertions(+), 54 deletions(-) >=20 > diff --git a/Platform/SiFive/U5SeriesPkg/Readme.md b/Platform/SiFive/U5= SeriesPkg/Readme.md > index 4d293e54f6..2ced71fa56 100644 > --- a/Platform/SiFive/U5SeriesPkg/Readme.md > +++ b/Platform/SiFive/U5SeriesPkg/Readme.md > @@ -1,61 +1,61 @@ > -=EF=BB=BF# Introduction > -U5SeriesPkg provides the common EFI library and driver modules for SiF= ive > -U5 series core platforms. Currently the supported platforms are Freedo= m > -U500 VC707 platform and Freedom U540 HiFive Unleashed platform. > - > -Both platforms are built with below common packages, > -- **U5SeriesPkg**, edk2 platform branch > - (Currently is in edk2-platforms/devel-riscvplatforms branch) > -- **RiscVPlatformPkg**, edk2 master branch > - (Currently is in edk2-staging/RISC-V-V2 branch) > -- **RiscVPkg**, edk2 master branch > - (Currently is in edk2-staging/RISC-V-V2 branch) > +# Introduction of SiFive U5 Series Platforms > +U5SeriesPkg provides the common EDK2 libraries and drivers for SiFive = U5 series platforms. Currently the supported > +platforms are Freedom U500 VC707 platform and Freedom U540 HiFive Unle= ashed platform. > + > +Both platforms are built with below common edk2 packages under edk2-pl= atforms repository, > +- [**U5SeriesPkg**](https://github.com/tianocore/edk2-platforms/tree/m= aster/Platform/SiFive/U5SeriesPkg) > +- [**RiscVPlatformPkg**](https://github.com/tianocore/edk2-platforms/t= ree/master/Platform/RISC-V/PlatformPkg) > +- [**RiscVProcessorPkg**](https://github.com/tianocore/edk2-platforms/= tree/master/Silicon/RISC-V/ProcessorPkg) > =20 > ## U500 Platform > -This is a sample RISC-V EDK2 platform package used agaist SiFive Freed= om U500 > +This is a sample platform package used against to SiFive Freedom U500 > VC707 FPGA Dev Kit, please refer to "SiFive Freedom U500 VC707 FPGA G= etting > Started Guide" on https://www.sifive.com/documentation. > +The binary built from Platform/SiFive/U5SeriesPkg/FreedomU500VC707Boar= d can run on U500 VC707 FPGA board. > +``` > +build -a RISCV64 -t GCC5 -p Platform/SiFive/U5SeriesPkg/FreedomU500VC7= 07Board/U500.dsc > +``` > =20 > ## U540 Platform > -This is a sample RISC-V EDK2 platform package used against SiFive Free= dom U540 > -HiFive Unleashed development board, please refer to "SiFive Freedom U5= 40-C000 > -Manual" on https://www.sifive.com. > -The binary built from Platform/SiFive/U5SeriesPkg/FreedomU540HiFiveUnl= eashedBoard/ > -can run on main stream [QEMU](https://git.qemu.org/?p=3Dqemu.git;a=3Ds= ummary) > -using qemu-system-riscv64 under riscv64-softmmu. Launch the binary wit= h > +This is a sample platform package used for the SiFive Freedom U540 HiF= ive Unleashed development board, please refer to "SiFive Freedom U540-C00= 0 Manual" on https://www.sifive.com. > +The binary built from Platform/SiFive/U5SeriesPkg/FreedomU540HiFiveUnl= eashedBoard/ can run on both hardware and > +[QEMU](https://git.qemu.org/?p=3Dqemu.git;a=3Dsummary). It is confirme= d that version 5.0 of QEMU can boot with this firmware to EFI shell and = Linux userspace. > +``` > +build -a RISCV64 -t GCC5 -p Platform/SiFive/U5SeriesPkg/FreedomU540HiF= iveUnleashedBoard/U540.dsc > +``` > +For running U540 edk2 binary on QEMU, use qemu-system-riscv64 under ri= scv64-softmmu to launch the binary with > +below parameters, > =20 > ``` > --cpu sifive-u54 -machine sifive_u > +qemu-system-riscv64 -cpu sifive-u54 -machine sifive_u -bios U540.fd -m= 2048 -nographic -smp cpus=3D5,maxcpus=3D5 > ``` > =20 > -## Download the sources > +## Download the Source Code > ``` > -git clone https://github.com/tianocore/edk2-staging.git > -# Checkout RISC-V-V2 branch > +git clone https://github.com/tianocore/edk2.git > git clone https://github.com/tianocore/edk2-platforms.git > -# Checkout devel-riscvplatforms branch > -git clone https://github.com/tianocore/edk2-non-osi.git > +# Below to clone opensbi submodule. > +git submodule update --init > ``` > - > -## Platform Owners > -Chang, Abner > -Chen, Gilbert > +Refer to [Readme.md](https://github.com/tianocore/edk2-platforms/blob/= master/Platform/RISC-V/PlatformPkg/Readme.md) for building RISC-V platfor= ms. > =20 > ## Platform Status > -Currently the binary built from U500Pkg can boot SiFive Freedom U500 V= C707 > +**FreedomU500VC707Board** > +Currently the binary built from U500 edk2 package can boot SiFive Free= dom U500 VC707 > FPGA to EFI shell with console in/out enabled. > =20 > -## Linux Build Instructions > -You can build the RISC-V platform using below script, > -`build -a RISCV64 -t GCC5 -p Platform/SiFive/U5SeriesPkg/FreedomU500V= C707Board/U500.dsc` > +**FreedomU540HiFiveUnleashedBoard** > +Currently the binary built from U540 edk2 package can boot SiFive Free= dom U540 HiFive Unleashed > +to EFI shell with console in/out enabled and Linux kernel. Please refe= r to https://github.com/riscv/riscv-uefi-edk2-docs for booting to Linux k= ernel. > =20 > ## Supported Operating Systems > -Only support to boot to EFI Shell so far. > +Please refer to https://github.com/riscv/riscv-uefi-edk2-docs. > =20 > ## Known Issues and Limitations > Only RISC-V RV64 is verified on this platform. > =20 > ## Related Materials > +- [RISC-V UEFI Documents](https://github.com/riscv/riscv-uefi-edk2-doc= s) > - [RISC-V OpenSbi](https://github.com/riscv/opensbi) > - [SiFive U500 VC707 FPGA Getting Started Guide](https://sifive.cdn.p= rismic.io/sifive%2Fc248fabc-5e44-4412-b1c3-6bb6aac73a2c_sifive-u500-vc707= -gettingstarted-v0.2.pdf) > - [SiFive Freedom U540-C000 Manual](https://sifive.cdn.prismic.io/sif= ive%2F834354f0-08e6-423c-bf1f-0cb58ef14061_fu540-c000-v1.0.pdf) > @@ -63,48 +63,54 @@ Only RISC-V RV64 is verified on this platform. > =20 > ## U5SeriesPkg Libraries and Drivers > ### PeiCoreInfoHobLib > -This is the library to create RISC-V core characteristics for building= up > -RISC-V related SMBIOS records to support the unified boot loader and O= S image. > +This is the library to create RISC-V core characteristics for building= up RISC-V related SMBIOS records to support > +a single boot loader or OS image on all RISC-V platforms by discoveri= ng RISC-V hart configurations dynamically. > This library leverage the silicon libraries provided in Silicon/SiFiv= e. > =20 > ### RiscVPlatformTimerLib > -This is common U5 series platform timer library which has the > -platform-specific timer implementation. > +This is common U5 series platform timer library which has the platform= -specific timer implementation. > + > +### SerialLib > +This is common U5 series platform serial port library. > =20 > ### TimerDxe > -This is U5 series platform timer DXE driver whcih has the platform-spe= cific > -timer implementation. > +This is common U5 series platform timer DXE driver which has the platf= orm-specific timer implementation. > =20 > ## U500 Platform Libraries and Drivers > ### RiscVOpensbiPlatformLib > -In order to reduce the dependencies with RISC-V OpenSBI project > -(https://github.com/riscv/opensbi) and fewer burdens to EDK2 build pro= cess, the > -implementation of RISC-V EDK2 platform is leveraging platform source c= ode from > +In order to reduce the dependencies with RISC-V OpenSBI project (https= ://github.com/riscv/opensbi) and avoid duplicating > +code we use it, the implementation of RISC-V EDK2 platform is leveragi= ng platform source code from > OpenSBI code tree. The "platform.c" under OpenSbiPlatformLib is clone= d from > -RISC-V OpenSBI code tree (in EDK2 RiscVPkg) and built based on EDK2 bu= ild > -environment. > +[RISC-V OpenSBI code tree](Silicon/RISC-V/ProcessorPkg/Library/RiscVOp= ensbiLib/opensbi) and built based on edk2 > +build environment. > =20 > ### PlatformPei > -This is the platform-implementation specific library which is executed= in early > -PEI phase for U500 platform initialization. > +This is the platform-implementation specific library which is executed= in early PEI phase for U500 platform > +initialization. > =20 > ## U540 Platform Libraries and Drivers > ### RiscVOpensbiPlatformLib > -In order to reduce the dependencies with RISC-V OpenSBI project > -(https://github.com/riscv/opensbi) and fewer burdens to EDK2 build pro= cess, the > -implementation of RISC-V EDK2 platform is leveraging platform source c= ode from > +In order to reduce the dependencies with RISC-V OpenSBI project (https= ://github.com/riscv/opensbi) and fewer > +burdens to EDK2 build process, the implementation of RISC-V EDK2 platf= orm is leveraging platform source code from > OpenSBI code tree. The "platform.c" under OpenSbiPlatformLib is clone= d from > -RISC-V OpenSBI code tree (in EDK2 RiscVPkg) and built based on EDK2 bu= ild > -environment. > +[RISC-V OpenSBI code tree](Silicon/RISC-V/ProcessorPkg/Library/RiscVOp= ensbiLib/opensbi) and built based on edk2 > +build environment. > =20 > ### PlatformPei > -This is the platform-implementation specific library which is executed= in early > -PEI phase for U540 platform initialization. > +This is the platform-implementation specific library which is executed= in early PEI phase for U540 platform > +initialization. > =20 > ## U5SeriesPkg Platform PCD settings > =20 > | **PCD name** |**Usage**| > |----------------|----------| > +|PcdU5PlatformSystemClock| U5 series platform system clock| > |PcdNumberofU5Cores| Number of U5 core enabled on U5 series platform| > |PcdE5MCSupported| Indicates whether the Monitor Core (E5) is support= ed on U5 series platform| > |PcdU5UartBase|Platform serial port base address| > + > + > +## Platform Owners > +Chang, Abner > +Chen, Gilbert > +Schaefer, Daniel >=20