From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=66.187.233.73; helo=mx1.redhat.com; envelope-from=lersek@redhat.com; receiver=edk2-devel@lists.01.org Received: from mx1.redhat.com (mx3-rdu2.redhat.com [66.187.233.73]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id 89D19209884AE for ; Tue, 17 Jul 2018 07:07:11 -0700 (PDT) Received: from smtp.corp.redhat.com (int-mx06.intmail.prod.int.rdu2.redhat.com [10.11.54.6]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mx1.redhat.com (Postfix) with ESMTPS id C86A872622; Tue, 17 Jul 2018 14:07:10 +0000 (UTC) Received: from lacos-laptop-7.usersys.redhat.com (ovpn-120-194.rdu2.redhat.com [10.10.120.194]) by smtp.corp.redhat.com (Postfix) with ESMTP id 599922156893; Tue, 17 Jul 2018 14:07:09 +0000 (UTC) To: "Ni, Ruiyu" , Eric Dong References: <20180716030851.13752-1-eric.dong@intel.com> <20180716030851.13752-4-eric.dong@intel.com> <160a365d-309d-643c-696d-cb80b4ee5660@Intel.com> Cc: edk2-devel@lists.01.org From: Laszlo Ersek Message-ID: <2bcae587-044b-5302-d4c5-aee913365b05@redhat.com> Date: Tue, 17 Jul 2018 16:07:08 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <160a365d-309d-643c-696d-cb80b4ee5660@Intel.com> X-Scanned-By: MIMEDefang 2.78 on 10.11.54.6 X-Greylist: Sender IP whitelisted, not delayed by milter-greylist-4.5.16 (mx1.redhat.com [10.11.55.2]); Tue, 17 Jul 2018 14:07:10 +0000 (UTC) X-Greylist: inspected by milter-greylist-4.5.16 (mx1.redhat.com [10.11.55.2]); Tue, 17 Jul 2018 14:07:10 +0000 (UTC) for IP:'10.11.54.6' DOMAIN:'int-mx06.intmail.prod.int.rdu2.redhat.com' HELO:'smtp.corp.redhat.com' FROM:'lersek@redhat.com' RCPT:'' Subject: Re: [Patch v3 3/3] UefiCpuPkg/MpInitLib: Load uCode once for each core. X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.27 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-List-Received-Date: Tue, 17 Jul 2018 14:07:11 -0000 Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit On 07/17/18 12:02, Ni, Ruiyu wrote: > On 7/16/2018 11:08 AM, Eric Dong wrote: >> GetProcessorLocationByApicId (GetInitialApicId (), NULL, NULL, >> &ThreadId); >> +  if (ThreadId != 0) { >> +    // >> +    // Skip loading microcode if it is not the first thread in one core. >> +    // >> +    return; >> +  } >> + > > Eric, > Is it possible that Thread#0 is disabled while Thread#1 is enabled? It > may cause the certain core with no uCode applied. > I thought of this (superficially) but I figured the code would run anyway at CpuMpPei / CpuDxe startup only, at which point no logical processors could have been disabled yet -- programmatically, through the MP PPI / protocol. Is there any other reason why ThreadId=0 could be missing? (I plan to check the rest of the series later.) Thanks Laszlo